

July 1986

DS8907 AM/FM Digital Phase-Locked Loop Frequency Synthesizer

General Description

The DS8907 is a PLL synthesizer designed specifically for use in AM/FM radios. It contains the reference oscillator, a phase comparator, a charge pump, a 120 MHz ECL/I²L dual modulus programmable divider, and an 18-bit shift register/latch for serial data entry. The device is designed to operate with a serial data controller generating the necesary division codes for each frequency, and logic state information for radio function inputs/outputs.

The Colpitts reference oscillator for the PLL operates at 4 MHz. A chain of dividers is used to generate a 500 kHz clock signal for the external controller. Additional dividers generate a 25 kHz reference signal for FM and a 10 kHz reference signal for AM. One of these reference signals is selected by the data from the controller for use by the phase comparator.

Data is transferred between the frequency synthesizer and the controller via a 3 wire bus system. This consists of a data input line, an enable line, and a clock line. When the enable line is low, data can be shifted from the controller into the frequency synthesizer. When the enable line is transitioned from low to high, data entry is disabled and data present in the shift register is latched.

From the controller 20-bit data stream, the first 2 bits address the device permitting other devices to share the same bus. Of the remaining 18-bit data word, the next 13 bits are used for the PLL divide code. The remaining 5 bits are connected via latches to output pins. These 5 bits can be used to drive radio functions such as gain, mute, FM, AM and stereo only. These outputs are open collector. Bit 16 is used internally to select the AM or FM local oscillator input and to select between the 10 kHz and 25 kHz reference. A high level at bit 16 indicates FM and a low level indicates AM.

The PLL consists of a 13-bit programmable I^2L divider, an ECL phase comparator, an ECL dual modulus (p/p+1) prescaler, and a high speed charge pump. The programma-


ble divider divides by (N+1), N being the number loaded into the shift register (bits 1-13 after address). It is clocked by the AM input via an ECL $\div \frac{7}{8}$ prescaler, or through a \div 63/64 prescaler from the FM input. The AM input will work at frequencies up to 15 MHz, while the FM input works up to 120 MHz. The AM band is tuned with a frequency resolution of 10 kHz and the FM band is tuned with a resolution of 25 kHz. The buffered AM and FM inputs are self biased and can be driven directly by the VCO through a capacitor. The ECL phase comparator produces very accurate resolution of the phase difference between the input signal and the reference oscillator. The high speed charge pump consists of a switchable constant current source (-0.3 mA) and a switchable constant current sink (+0.3 mA). If the VCO frequency is low, the charge pump will source current, and sink current if the VCO frequency is high. When using an AFC the charge pump output may be forced into TRI-STATE® by applying a low level to the charge pump enable input.

A separate V_{CCM} pin (typically drawing 1.5 mA) powers the oscillator and reference chain to provide controller clocking frequencies when the balance of the PLL is powered down.

Features

- Uses inexpensive 4 MHz reference crystal
- F_{IN} capability greater than 120 MHz allows direct synthesis at FM frequencies
- FM resolution of 25 kHz allows usage of 10.7 MHz ceramic filter distribution
- Serial data entry for simplified control
- 50 Hz output for "time-of-day" reference driven from separate low power V_{CCM}
- 5-open collector buffered outputs for controlling various radio functions
- Separate AM and FM inputs. AM input has 15 mV (typical) hysteresis

Connection Diagram



TRI-STATE® is a registered trademark of National Semiconductor Corporation

© 1995 National Semiconductor Corporation TL/F/75

RRD-B30M105/Printed in U. S. A.



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 Supply Voltage
 7V

 (VCC1)
 7V

 (VCCM)
 7V

 Input Voltage
 7V

 Output Voltage
 7V

Storage Temperature Range	-65°C to $+150^{\circ}\text{C}$
Lead Temperature (Soldering, 4 sec.)	260°C

Operating Conditions

	Min	Max	Units
Supply Voltage, V _{CC}			
V _{CC1}	4.75	5.25	V
V_{CCM}	4.5	6.0	V
Temperature T₄	0	70	°C

DC Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IH}	Logical "1" Input Voltage			2.1			V
I _{IH}	Logical "1" Input Current	$V_{IN} = 2.7V$			0	10	μΑ
V _{IL}	Logical "0" Input Voltage					0.7	V
I _{IL}	Logical "0" Input Current	Data, Clock, and ENABLE Inputs,	$V_{IN} = 0V$		-5	-25	μΑ
I _{IL}	Logical "0" Input Current	Charge Pump Enable, $V_{\text{IN}} = 0V$			-250	-450	μΑ
ГОН	OH Logical "1" Output Current All Bit Outputs, 50 Hz Output					50	μΑ
	500 kHz Output	$V_{OH} = 2.4V, V_{CCM} = 4.5V$				-250	μΑ
V _{OL}	Logical "0" Output Voltage All Bit Outputs	$I_{OL} = 5 \text{ mA}$				0.5	V
	50 Hz Output, 500 Hz Output	$I_{OL} = 250 \mu\text{A}$				0.5	V
I _{CC1}	Supply Current (V _{CC1})	All Bits Outputs High			90	160	mA
ICCM(STANDBY)	V _{CCM} Supply Current	V _{CCM} = 6.0V, All Other Pins Open			1.5	4.0	mA
I _{OUT}	Charge Pump Ougtput Current	$1.2V \leq V_{OUT} \leq V_{CCM} - 1.2V$	Pump Up	-0.10	-0.30	-0.6	mA
		$V_{CCM} \le 6.0V$	Pump Down	0.10	0.30	0.6	mA
			TRI-STATE		0	±100	nA
ICCM(OPERATE)	V _{CCM} Supply Current	V _{CCM} = 6.0V, V _{CC1} = 5.25V, All Other Pins Open			2.5	6.0	mA

AC Electrical Characteristics $v_{CC}=5v, T_A=25^{\circ}C, t_r \leq 10 \text{ ns}, t_f \leq 10 \text{ ns}$

Symbol	Parameter	Conditions		Min	Тур	Max	Units
V _{IN(MIN)(F)}	F _{IN} Minimum Signal Input	AM and FM Inputs, $0^{\circ}C \le T_A \le 70^{\circ}C$			20	100	mV (rms)
V _{IN(MAX)(F)}	F _{IN} Maximum Signal Input	AM and FM Inputs, $0^{\circ}C \le T_A \le 70^{\circ}C$		1000	1500		mV (rms)
FOPERATE	Operating Frequency Range (Sine Wave Input)	$ \begin{array}{c} V_{IN} = 100 \text{ mV rms} \\ 0^{\circ}\text{C} \leq T_{A} \leq 70^{\circ}\text{C} \end{array} $	AM	0.4		8	MHz
			FM	60		120	MHz
R _{IN} (FM)	AC Input Resistance, FM	120 MHz, $V_{IN} = 100 \text{ mV rms}$		300			Ω
R _{IN} (AM)	AC Input Resistance, AM	2 MHz, V _{IN} = 100 mV rms		1000			Ω
C _{IN}	Input Capacitance, FM and AM	V _{IN} = 120 MHz		3	6	10	pF
t _{EN1}	Minimum ENABLE High Pulse Width				625	1250	ns
t _{EN0}	Minimum ENABLE Low Pulse Width				375	750	ns
t _{CLKEN0}	Minimum Time Before ENABLE Goes Low That CLOCK Must Be Low				-50	0	ns
t _{EN0CLK}	Minimum Time After ENABLE Goes Low That CLOCK Must Remain Low				275	550	ns
t _{CLKEN1}	Minimum Time Before ENABLE Goes High That Last Positive CLOCK Edge May Occur				300	600	ns

AC Electrical Characteristics $V_{CC} = 5V, T_A = 25^{\circ}C, t_f \le 10 \text{ ns}, t_f \le 10 \text{ ns}$ (Continued)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{EN1CLK}	Minimum Time After ENABLE Goes High Before an Unused Positive CLOCK Edge May Occur			175	350	ns
tCLKH	Minimum CLOCK High Pulse Width			275	550	ns
tCLKL	Minimum CLOCK Low Pulse Width			400	800	ns
t _{DS}	Minimum DATA Setup Time, Minimum Time before CLOCK That DATA Must Be Valid			150	300	ns
t _{DH}	Minimum DATA Hold Time, Minimum Time after CLOCK That DATA Must Remain Valid			400	800	ns


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified min/max limits apply across the -40° C to $+85^{\circ}$ C temperature range for the DS8907.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as may or min on absolute value basis

$\textbf{Schematic Diagrams} \ (\text{DS8907 AM/FM PLL typical Input/Output Schematics})$





*Timing diagrams are not drawn to scale. Scale within any one drawing may not be consistent, and intervals are defined positive as drawn.

SERIAL DATA ENTRY INTO THE DS8907

Serial information entry into the DS8907 is enabled by a low level on the ENABLE input. One binary bit is then accepted from the DATA input with each positive transition of the CLOCK input. The CLOCK input must be low for the specified time preceding and following the negative transition of the ENABLE input.

The first two bits accepted following the negative transition of the $\overline{\text{ENABLE}}$ input are interpreted as address. If these address bits are not 1,1 no further information will be accepted from the DATA inputs, and the internal data latches will not be changed when $\overline{\text{ENABLE}}$ returns high.


If these first two bits are 1,1, then all succeeding bits are accepted as data, and are shifted successively into the internal shift register as long as $\overline{\text{ENABLE}}$ remains low.

Any data bits preceding the 18th to last bit will be shifted out, and thus are irrelevant. Data bits are counted as any bits *following* two valid address bits (1,1) with the ENABLE low. When the ENABLE input returns high, any further serial data entry is inhibited. Upon this positive transition, the data in the internal shift register is transferred into the internal data latches. Note that until this time, the states of the internal data latches have remained unchanged.

These data bits are interpreted as follows:

Data Bit Position	Data Interpretation		
Last	Bit 18 Output (Pin 2	2)	
2nd to Last	Bit 17 Output (Pin	1)	
3rd to Last	Bit 16 Output (FM/	AM) (Pin 20)	
4th to Last	Bit 15 Output (Pin	19)	
5th to Last	Bit 14 Output (Pin	18)	
6th to Last	MSB of \div N (2 ¹²))	
7th to Last	(211)		
8th to Last	(210)		
9th to Last	(29)		
10th to Last	(28)		
11th to Last	(27)		
12th to Last	(26)	} ÷N	
13th to Last	(25)		
14th to Last	(24)		
15th to Last	(23)		
16th to Last	(22)		
17th to Last	(21)		
18th to Last	LSB of \div N (2 ⁰)	J	


Note: The actual divide code is N+1, i.e., the number loaded plus 1.



Logic Diagram AM/FM PLL/Synthesizer (Serial Data 20-Pin Package) CHARGE PUMP OUT REF CHARGE (AFC) PUMP OUT ENABLE SELECT 10 OR 25 KHz 25 kHz PHASE DETECT VCCM 6V, 1.5 mA (TYPICAL) REFERENCE SOO KHZ **↑** 10 kHz 50 Hz ÷200 F_{IN} N+1 OSC MODULUS CONTROL 5 V VCC -AM/FM SELECT ÷ 7/8 Prescaler 13-BIT ÷ (N+1) FM-SELECT **ENABLE** 13 LATCHES BIT 15 BIT 16 BIT 17 BIT 18 BIT 14 13-BIT S/R CLOCK (GATED) LATCHES CONTROL LOGIC AND BIT 16 OUT FM/AM BIT 17 OUT BIT 14 BIT 15 BIT 18 DATA INPUT ADDRESS** OUT CLOCK ▶ DATA TL/F/7511-13

*Sections operating from $\ensuremath{\text{V}_{\text{CCM}}}$ supply.

**Address (1, 1)



Physical Dimensions inches (millimeters) (25.73-26.42) $\textbf{0.092} \times \textbf{0.030}$ (2.337 × 0.762) MAX DP 0.032 ±0.005 20 19 18 17 16 15 14 13 12 11 20 19 (0.813±0.127) RAD 0.260 ±0.005 PIN NO. 1 IDENT (6.604 ±0.127) PIN NO. 1 IDENT 0.280 OPTION 1 (7.112) 2 3 4 5 6 7 8 9 10 0.090 OPTION 2 0.300-0.320 (2.286) (7.620-8.128) 0.060 NOM 0.040 **OPTION 2** 0.130 0.005 0.065 (1.524) (1.016) 4° (4X) (3.302 0.127) TYP TYP (1.651) 0.145-0.200 (3.683 - 5.080)954 59 0.009-0.015 0.020 (0.229-0.381) TYP 0.060 ± 0.005 0.100 ± 0.010 (0.508) 0.125-0.140 0.018 ± 0.003 (2.540 ± 0.254) (3.175-3.556) MIN 0.325 +0.040 -0.015 (1.524 ± 0.127) (0.457 ± 0.076) (8.255 +1.016) -0.381)

Molded Dual-In-Line Package (N) Order Number DS8907N NS Package Number N20A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

N20A (REV G)



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: onlyge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 78 32 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408