National Semiconductor

May 1995

DS89C386
Twelve Channel CMOS Differential Line Receiver

General Description

The DS89C386 is a high speed twelve channel CMOS differential receiver that meets the requirements of TIA/EIA-422-B. The DS89C386 features low power dissipation of 240 mW typical.

Each TRI-STATE® enable, EN, allows the receiver output to be active or in a Hi-impedance off state. Each enable is common to only two receivers for flexibility and multiplexing of receiver outputs.

The receiver output (RO) is guaranteed to be High when the inputs are left open and unterminated. The receiver can detect signals as low and including ±200 mV over the common mode range of ±7V. The receiver outputs (RO) are compatible with both TTL and CMOS levels.

Features

- Low power design — 240 mW typical
- Meets TIA/EIA-422-B (RS-422)
- Receiver OPEN input failsafe feature
- Guaranteed AC parameters:
  — Maximum receiver skew −4 ns
  — Maximum transition time −9 ns
- High Output Drive Capability: ±6 mA
- Available in SSOP packaging:
  — Requires 30% less PCB space than 3 DS34C86TMs

Connection Diagram

48L SSOP
DS89C386

Pin		Pin	
NC	1	48	NC
RO A	2	47	RI A
EN A,C	3	46	RI* A
RO C	4	45	RI* B
RI C	5	44	RI B
RI* C	6	43	RO B
RI* D	7	42	EN B,D
RI D	8	41	RO D
RO E	9	40	RI E
EN E,G	10	39	RI*E
RO G	11	38	V_CC
RI G	12	37	RI* F
RI*G	13	36	RI F
GND	14	35	RO F
RI*H	15	34	EN F,H
RI H	16	33	RO H
RO I	17	32	RI I
EN I,K	18	31	RI* I
RO K	19	30	RI* J
RI K	20	29	RI J
RI*K	21	28	RO J
RI*L	22	27	EN J,L
RI L	23	26	RO L
GND	24	25	NC

DS012085-1

Order Number DS89C386TMEA
See NS Package Number MS48A

Function Diagram

1/6 of package

DS012085-2

Truth Table

Enable	Inputs	Output
EN	RI–RI*	RO
L	X	Z
H	≥200 mV or OPEN†	H
H	≤ −200 mV	L
H	+200 mV > and > −200 mV	X

†Not terminated.

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC})	−0.5 to 7V
Input Common Mode Range (V_{CM})	±14V
Differential Input Voltage (V_{DIFF})	±14V
Enable Input Voltage (V_{IN})	7V
Storage Temperature Range (T_{STG})	−65°C to +150°C
Lead Temperature (Soldering 4 sec)	260°C
Maximum Power Dissipation at 25°C (Note 4)	
SSOP Package	1359 mW
Current Per Output	±25 mA

This device does not meet 2000V ESD rating. (Note 5)

Operating Conditions

	Min	Max	Unit
Supply Voltage (V_{CC})	4.50	5.50	V
Operating Temperature Range (T_A)			
DS89C386T	−40	+85	°C
Enable Input Rise or Fall Times		500	ns

DC Electrical Characteristics (Note 3)

V_{CC} = 5V ±10% (unless otherwise specified)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_{TH}	Differential Input Voltage	V_{OUT} = V_{OH} or V_{OL} −7V < V_{CM} < +7V	−200	±35	+200	mV
V_{HYST}	Input Hysteresis	V_{CM} = 0V		70		mV
R_{IN}	Input Resistance	V_{IN} = −7V, +7V (Other Input = GND)	5.0	6.8	10	kΩ
I_{IN}	Input Current (Under Test)	V_{IN} = +10V, Other Input = GND		+1.1	+1.5	mA
		V_{IN} = −10V, Other Input = GND		−2.0	−2.5	mA
V_{OH}	High Level Output Voltage	V_{CC} = Min., $V_{(DIFF)}$ = +1V I_{OUT} = −6.0 mA	3.8	4.2		V
V_{OL}	Low Level Output Voltage	V_{CC} = Max., $V_{(DIFF)}$ = −1V I_{OUT} = 6.0 mA		0.2	0.3	V
V_{IH}	Enable High Input Level Voltage		2.0		V_{CC}	V
V_{IL}	Enable Low Input Level Voltage		GND		0.8	V
I_{OZ}	TRI-STATE Output Leakage Current	V_{OUT} = V_{CC} or GND, EN = V_{IL}		±0.5	±5.0	µA
I_I	Enable Input Current	V_{IN} = V_{CC} or GND			±1.0	µA
I_{CC}	Quiescent Power Supply Current	V_{CC} = Max., $V_{(DIFF)}$ = +1V		48	69	mA

AC Electrical Characteristics (Note 3)
V_{CC} = 5V ±10% (*Figures 1, 2, 3*)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{PLH}, t_{PHL}	Propagation Delay Input to Output	C_L = 50 pF V_{DIFF} = 2.5V V_{CM} = 0V	10	19	30	ns
t_{SK}	Skew	C_L = 50 pF V_{DIFF} = 2.5V V_{CM} = 0V	0	2	4	ns
t_{RISE}, t_{FALL}	Output Rise and Fall Times	C_L = 50 pF V_{DIFF} = 2.5V V_{CM} = 0V		4	9	ns
t_{PLZ}, t_{PHZ}	Propagation Delay ENABLE to Output	C_L = 50 pF R_L = 1000Ω V_{DIFF} = 2.5V		13	18	ns
t_{PZL}, t_{PZH}	Propagation Delay ENABLE to Output	C_L = 50 pF R_L = 1000Ω V_{DIFF} = 2.5V		13	21	ns

Note 1: Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, all voltages are referenced to ground.

Note 3: Unless otherwise specified, Min/Max limits apply across the operating temperature range. All typicals are given for V_{CC} = 5V and T_A = 25˚C.

Note 4: Ratings apply to ambient temperature at 25˚C. Above this temperature derate SSOP (MEA) Package 10.9 mW/˚C.

Note 5: ESD Rating: HEM (1.5 kΩ, 100 pF)

Inputs ≥ 2000V

Outputs ≥ 1000V

EIAJ (0Ω, 200 pF)

All Pins ≥ 350V

Logic Diagram

DS012085-3

Parameter Measurement Information

DS012085-4

FIGURE 1. Propagation Delays

## Parameter Measurement Information (Continued)

C_L Includes load and test jig capacitance.
S1 = V_{CC} for t_{PZL}, and t_{PLZ} measurements.
S1 = GND for t_{PZH}, and t_{PHZ} measurements.
S1 = Open for t_{PLH}, t_{PHL}, and t_{SK}.

FIGURE 2. Test Circuit for Switching Characteristics

FIGURE 3. TRI-STATE Output Enable and Disable Waveforms

Application Information

* R_T is optional although highly recommended to reduce reflections.

FIGURE 4. Two-Wire Balanced System, RS-422

SKEW

Skew may be thought of in a lot of different ways, the next few paragraphs should clarify what is represented by t_{SK} in this datasheet and how it is determined. Skew, as used in this databook, is the absolute value of a mathematical difference between two propagation delays. This is commonly accepted throughout the semiconductor industry. However, there is no standardized method of measuring propagation delay, from which skew is calculated, of differential line receivers. Elucidating, the voltage level, at which propagation delays are measured, on both input and output waveforms

are not always consistant. Therefore, skew calculated in this datasheet, may not be calculated the same as skew defined in another. This is important to remember whenever making a skew comparison.

Skew may be calculated for the DS89C386, from many different propagation delay measurements. They may be classified into two categories, single-ended and differential. Single-ended skew is calculated from t_{PHL} and t_{PLH} propagation delay measurements (see *Figures 5, 6*). Differential skew is calculated from t_{PHLD} and t_{PLHD} differential propagation delay measurements (see *Figures 7, 8*).

Application Information (Continued)

(Circuit 1)

DS012085-8

(Circuit 2)

DS012085-9

FIGURE 5. Circuits for Measuring Single-Ended Propagation Delays (See *Figure 6*)

Waveforms for Circuit 1

DS012085-10

Waveforms for Circuit 2

DS012085-11

FIGURE 6. Propagation Delay Waveforms for Circuit 1 and Circuit 2 (See *Figure 5*)

In *Figure 6*, VX, where X is a number, is the waveform voltage level at which the propagation delay measurement either starts or stops. Furthermore, V1 and V2 are normally identical. The same is true for V3 and V4. However, as mentioned before, these levels are not standardized and may vary, even with similar devices from other companies. Also note, V_{REF} in *Figure 1* should equal V1 and V2 in *Figure 6*.

The single-ended skew provides information about the pulse width distortion of the output waveform. The lower the skew, the less the output waveform will be distorted. For best case, skew would be zero, and the output duty cycle would be 50%, assuming the input has a 50% duty cycle.

Waveforms for Circuit 3

DS012085-13

**FIGURE 8. Propagation Delay Waveforms
for Circuit 3 (see** *Figure 7*)

(Circuit 3)

DS012085-12

**FIGURE 7. Circuit for Measuring Differential
Propagation Delays (See** *Figure 8*)

For differential propagation delays, V1 may not equal V2. Furthermore, the crossing point of RI and RI* corresponds to zero volts on the differential waveform. (See middle waveform in *Figure 8*.) This is true whether V1 equals V2 or not. However, if V1 and V2 are specified voltages, then V1 and V2 are less likely to be equal to the crossing point voltage. Thus, the differential propagation delays will not be measured from zero volts on the differential waveform.

The differential skew also provides information about the pulse width distortion of the output waveform relative to the differential input waveform. The higher the skew, the greater the distortion of the output waveform. Assuming the differential input has a 50% duty cycle, the output will have a 50% duty cycle if skew equals zero and less than a 50% duty cycle if skew is greater than zero.

Only t_{SK} is specified in this datasheet for the DS89C386. t_{SK} is measured single-endedly but corresponds to differential

Application Information (Continued)

skew. Because, for single-ended skew, when V_{REF} equals V1 and V2, t_{PHL} equals t_{PHLD} when t_{PHLD} is measured from the crossing point.

More information can be calculated from the propagation delays. The channel to channel and device to device skew may be calculated in addition to the types of skew mentioned previously. These parameters provide timing performance information beneficial when designing. The channel to channel skew is calculated from the variation in propagation delay from receiver to receiver within one package. The device to device skew is calculated from the variation in propagation delay from one DS89C386 to another DS89C386.

For the DS89C386, the maximum channel to channel skew is 20 ns (t_p max — t_p min) where t_p is the low to high or high to low propagation delay. The minimum channel to channel skew is 0 ns since it is possible for all 12 receivers to have identical propagation delays. Note, this is best and worst case calculations used whenever t_{SK} (channel) is not independently characterized and specified in the datasheet. The

device to device skew may be calculated in the same way and the results are identical. Therefore, the device to device skew is 20 ns and 0 ns maximum and minimum respectively.

TABLE 1. DS89C386 Skew Table

Parameter	Min	Typ	Max	Units
t_{SK} (diff.)	0	2	4	ns
t_{SK} (channel)	0		20	ns
t_{SK} (device)	0		20	ns

Note t_{SK} (diff.) in *Table 1* is the same as t_{SK} in the datasheet. Also, t_{SK} (channel) and t_{SK} (device) are calculations, but are guaranteed by the propagation delay tests. Both t_{SK} (channel) and t_{SK} (device) would normally be tighter whenever specified from characterization data.

The information in this section of the datasheet is to help clarify how skew is defined in this datasheet. This should help when designing the DS89C386 into most applications.

Typical Performance Characteristics

**Receiver Input Voltage vs
Receiver Input Current**
(Notes 6, 7)

DS012085-14

Note 6: The DS89C386 is V.11 compatible. I_{IN} (RI input) is not ≥ 0 when $V_{IN} = 3V$ due to internal failsafe bias resistors (see *Figure 6*). See ITU V.11 for complete conditions.

Note 7: Failsafe (open inputs) is maintained over entire common mode range and operating range $\pm 10V$.

## DS89C386 Equivalent Input/Output Circuits

DS012085-15

FIGURE 9. Receiver Input Equivalent Circuit

DS89C386 Equivalent Input/Output Circuits (Continued)


FIGURE 10. Receiver Output Equivalent Circuit

FIGURE 11. Receiver Enable Equivalent Circuit

Pin Descriptions

TABLE 2. Device Pin Names and Descriptions

Pin #	Pin Name	Pin Description
2, 4, 9, 11, 17, 19, 26, 28, 33, 35, 41, 43	RO	TTL/CMOS Compatible Receiver Output Pin
5, 8, 12, 16, 20, 23, 29, 32, 36, 40, 44, 47	RI	Non-Inverting Signal Receiver Input Pin
6, 7, 13, 15, 21, 22, 30, 31, 37, 39, 45, 46	RI*	Inverting Signal Receiver Input Pin
3, 10, 18, 27, 34, 42	EN	Active High Dual Receiver Enabling Pin
38	V_{CC}	Positive Power Supply Pin +5 ±10%
14, 24	GND	Device Ground Pin
1, 25, 48	NC	Unused Pin (NOT CONNECTED)

Physical Dimensions inches (millimeters) unless otherwise noted

```
0.620 – 0.630
[15.75 – 16.00]
   – A –
```

48   25

LEAD #1
IDENT

```
0.398 – 0.417
[10.10 – 10.60]
⌀ 0.010[0.25] C B Ⓢ A Ⓢ
```

```
0.291 – 0.299
[7.40 – 7.59]
   – B –
```

1   24

```
0.020 ± 0.003
[0.51 ± 0.08]  TYP
```

```
0.025
[0.635] TYP
```

```
⌀ 0.0031[0.08] Ⓜ C A Ⓢ B Ⓢ
```

```
0.005 – 0.009
[0.13 – 0.22]
```

GAUGE PLANE

```
0.010
[0.25]
```

```
0.020 – 0.040
[0.51 – 1.01]
```

DETAIL E TYP

```
0.096 – 0.108
[2.44 – 2.74]
```

SEATING PLANE

```
45° x  0.015 – 0.025
       [0.39 – 0.63]
```

SEE DETAIL E

```
– D –
– C –
```

```
0.025
[0.635] TYP
```

```
0.10
[0.25] MIN TYP
```

0° – 8° TYP

```
△ 0.004[0.10]
```

MS48A (REV E)

48-Lead (0.300" Wide) Molded Shrink Small Outline Package, JEDEC
Order Number DS89C386TMEA
NS Package Number MS48A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-
VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-
CONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or sys-
tems which, (a) are intended for surgical implant into
the body, or (b) support or sustain life, and whose fail-
ure to perform when properly used in accordance
with instructions for use provided in the labeling, can
be reasonably expected to result in a significant injury
to the user.

2. A critical component in any component of a life support
device or system whose failure to perform can be rea-
sonably expected to cause the failure of the life support
device or system, or to affect its safety or effectiveness.