

June 1998

DS90C363A/DS90CF363A

+3.3V Programmable LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link-65 MHz

+3.3V LVDS Transmitter 18-Bit Flat Panel Display (FPD) Link-65 MHz

General Description

The DS90C363A/DS90CF363A transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. At a transmit clock frequency of 65 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per LVDS data channel. Using a 65 MHz clock, the data throughput is 170 Mbytes/ sec. The DS90C363A transmitter can be programmed for Rising edge strobe or Falling edge strobe through a dedicated pin. The DS90CF363A is fixed as a Falling edge strobe transmitter. A Rising edge or Falling edge strobe transmitter will interoperate with a Falling edge strobe Receiver (DS90CF364) without any translation logic.


This chipset is an ideal means to solve EMI and cable size problems associated with wide, high speed TTL interfaces.

Features

- 20 to 65 MHz shift clock support
- Rejects > ± 3ns Jitter from VGA chip with less than 225ps output Jitter @65MHz (TJCC)
- Best-in-Class Set & Hold Times on TxINPUTs
- Tx power consumption <130 mW (typ) @65MHz Grayscale
- >50% Less Power Dissipation than BiCMOS Alternatives
- Tx Power-down mode <200µW (max)
- ESD rating >7 kV (HBM), >500V (EIAJ)
- Supports VGA, SVGA, XGA and Dual Pixel SXGA.
- Narrow bus reduces cable size and cost
- Up to 1.3 Gbps throughput
- Up to 170 Megabytes/sec bandwidth
- 345 mV (typ) swing LVDS devices for low EMI
- PLL requires no external components
- Compatible with TIA/EIA-644 LVDS standard
- Low profile 48-lead TSSOP package
- Improved replacement for: SN75LVDS85 — DS90C363A SN75LVDS84 — DS90CF363A

Block Diagrams

DS90C363A/DS90CF363A



Order Number DS90C363AMTD or DS90CF363AMTD See NS Package Number MTD48

TRI-STATE® is a registered trademark of National Semiconductor Corporation.



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.3V to +4V–0.3V to ($V_{\rm CC}$ + 0.3V) CMOS/TTL Input Voltage LVDS Driver Output Voltage -0.3V to $(V_{CC} + 0.3V)$ LVDS Output Short Circuit Continuous Junction Temperature +150°C Storage Temperature -65°C to +150°C Lead Temperature (Soldering, 4 sec) +260°C

Maximum Package Power Dissipation Capacity @ 25°C MTD48 (TSSOP) Package: DS90C363A/DS90CF363A 1.98 W

Package Derating: DS90C363A/DS90CF363A 16 mW/°C above +25°C **ESD** Rating

(HBM, 1.5 k Ω , 100 pF) (EIAJ, 0Ω, 200 pF)

> 7 kV > 500V

Recommended Operating Conditions

	Min	Nom	Max	Units
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Operating Free Air				
Temperature (T _A)	-10	+25	+70	°C
Receiver Input Range	0		2.4	V
Supply Noise Voltage (V _{CC})			100	mV_PP
TxCLKIN frequency	18		68	MHz

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Condition	Min	Тур	Max	Units		
CMOS/T	CMOS/TTL DC SPECIFICATIONS							
V _{IH}	High Level Input Voltage					V _{CC}	V	
V _{IL}	Low Level Input Voltage			GND		0.8	V	
V _{CL}	Input Clamp Voltage	I _{CL} = -18 mA			-0.79	-1.5	V	
I _{IN}	Input Current	$V_{IN} = 0.4V, 2.5V \text{ or } V_{CC}$;		+1.8	+10	μA	
		V _{IN} = GND		-10	0		μA	
LVDS DO	SPECIFICATIONS				•			
V _{OD}	Differential Output Voltage	$R_L = 100\Omega$		250	345	450	mV	
ΔV_{OD}	Change in V _{OD} between complimentary output states					35	mV	
Vos	Offset Voltage (Note 4)		1.125	1.25	1.375	V		
ΔV _{OS}	Change in V _{OS} between complimentary output states				35	mV		
I _{os}	Output Short Circuit Current	$V_{OUT} = 0V, R_L = 100\Omega$		-3.5	-5	mA		
I _{oz}	Output TRI-STATE® Current	Power Down = 0V,			±1	±10	μA	
TDANEM	$V_{OUT} = 0V \text{ or } V_{CC}$ TRANSMITTER SUPPLY CURRENT							
ICCTW	Transmitter Supply Current	$R_1 = 100\Omega$,	f = 32.5 MHz	1	31	43	mA	
ICCTVV	Worst Case	$C_1 = 5 \text{ pF},$						
	Wordt dass	Worst Case Pattern	f = 37.5 MHz		33	45	mA	
		(Figures 1, 4)	f = 65 MHz		39	52	mA	
ICCTG	Transmitter Supply Current	$R_L = 100\Omega$,	f = 32.5 MHz		23	35	mA	
	16 Grayscale	C _L = 5 pF, 16 Grayscale Pattern	f = 37.5 MHz		28	40	mA	
		(Figures 2, 4)	f = 65 MHz		33	45	mA	
ICCTZ	Transmitter Supply Current	Power Down = Low			10	55	μA	
	Power Down	Driver Outputs in TRI-STATE® under Power Down Mode						

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Typical values are given for V_{CC} = 3.3V and T $_{A}$ = +25C.

Note 3: Current into device pins is defined as positive. Current out of device pins is defined as negative. Voltages are referenced to ground unless otherwise specified (except V_{OD} and ΔV_{OD}).

Note 4: VOS previously referred as VCM-

www.national.com

Recommended Transmitter Input Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units
TCIT	TxCLK IN Transition Time (Figure 5)			5	ns
TCIP	TxCLK IN Period (Figure 6)	14.7	Т	55.6	ns
TCIH	TxCLK IN High Time (Figure 6)	0.35T	0.5T	0.65T	ns
TCIL	TxCLK IN Low Time (Figure 6)	0.35T	0.5T	0.65T	ns

Transmitter Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Units	
LLHT	LVDS Low-to-High Transition Time (Figure 4)		0.75	1.5	ns	
LHLT	LVDS High-to-Low Transition Time (Figure 4)		0.75	1.5	ns	
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figure 11) (Note 5)	f = 65 MHz	-0.30	0	0.20	ns
TPPos1	Transmitter Output Pulse Position for Bit 1		1.90	2.20	2.40	ns
TPPos2	Transmitter Output Pulse Position for Bit 2		4.10	4.40	4.60	ns
TPPos3	Transmitter Output Pulse Position for Bit 3		6.30	6.60	6.80	ns
TPPos4	Transmitter Output Pulse Position for Bit 4]	8.50	8.80	9.00	ns
TPPos5	Transmitter Output Pulse Position for Bit 5		10.70	11.00	11.20	ns
TPPos6	Transmitter Output Pulse Position for Bit 6		12.90	13.20	13.40	ns
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figure 11) (Note 5)	f = 40 MHz	-0.35	0	0.35	ns
TPPos1	Transmitter Output Pulse Position for Bit 1]	3.22	3.57	3.92	ns
TPPos2	Transmitter Output Pulse Position for Bit 2		6.79	7.14	7.49	ns
TPPos3	Transmitter Output Pulse Position for Bit 3		10.36	10.71	11.06	ns
TPPos4	Transmitter Output Pulse Position for Bit 4		13.93	14.28	14.63	ns
TPPos5	Transmitter Output Pulse Position for Bit 5	17.51	17.86	18.21	ns	
TPPos6	Transmitter Output Pulse Position for Bit 6		21.08	21.43	21.78	ns
TPPos0	Transmitter Output Pulse Position for Bit 0 (Figure 11) (Note 5) f = 32.5			0	0.40	ns
TPPos1	Transmitter Output Pulse Position for Bit 1	MHz	4.00	4.40	4.80	ns
TPPos2	Transmitter Output Pulse Position for Bit 2		8.40	8.80	9.20	ns
TPPos3	Transmitter Output Pulse Position for Bit 3			13.20	13.60	ns
TPPos4	Transmitter Output Pulse Position for Bit 4		17.20	17.60	18.00	ns
TPPos5	Transmitter Output Pulse Position for Bit 5		21.60	22.00	22.40	ns
TPPos6	Transmitter Output Pulse Position for Bit 6		26.00	26.40	26.80	ns
TSTC	TxIN Setup to TxCLK IN (Figure 6)		2.5			ns
THTC	TxIN Hold to TxCLK IN (Figure 6)	0			ns	
TCCD	TxCLK IN to TxCLK OUT Delay (Figure 7) T A=25°C, V _{CC} =3.3V		3		5.5	ns
	TxCLK IN to TxCLK OUT Delay (Figure 7)		3		7.0	ns
TJCC	Transmitter Jitter Cycle-to-Cycle (Figures 12, 13) (Note 6)	f = 65 MHz		175	225	ps
		f = 40 MHz		240	380	ps
		f = 32.5 MHz		260	400	ps
TPLLS	Transmitter Phase Lock Loop Set (Figure 8)				10	ms
TPDD	PDD Transmitter Power Down Delay (Figure 10)					ns

Note 5: The Minimum and Maximum Limits are based on statistical analysis of the device performance over process, voltage, and temperature ranges. This parameter is functionality tested only on Automatic Test Equipment (ATE).

Note 6: The Limits are based on statistical analysis of the device performance over process, voltage, and temperature ranges. Output jitter is measured with a cycle-to-cycle jitter of 3ns applied to the input clock signal. A jitter event of 3ns, represents worse case jump in the clock edge from most Graphics controller VGA chips currently available. This parameter is used when calculating system margin (RSKM). See Figures 12, 13 and AN-1059.

www.national.com




FIGURE 1. "Worst Case" Test Pattern




FIGURE 2. "16 Grayscale" Test Pattern (Notes 7, 8, 9, 10)

Note 7: The worst case test pattern produces a maximum toggling of digital circuits, LVDS I/O and CMOS/TTL I/O.

Note 8: The 16 grayscale test pattern tests device power consumption for a "typical" LCD display pattern. The test pattern approximates signal switching needed to produce groups of 16 vertical stripes across the display.

Note 9: Figures 1, 2 show a falling edge data strobe (TxCLK IN/RxCLK OUT).

Note 10: Recommended pin to signal mapping. Customer may choose to define differently.




FIGURE 3. DS90C363A/DS90CF363A (Transmitter) LVDS Output Load

AC Timing Diagrams (Continued)




FIGURE 4. DS90C363A/DS90CF363A (Transmitter) LVDS Transition Times




FIGURE 5. DS90C363A/DS90CF363A (Transmitter) Input Clock Transition Time




FIGURE 6. DS90C363A/DS90CF363A (Transmitter) Setup/Hold and High/Low Times (Falling Edge Strobe)




FIGURE 7. DS90C363A/DS90CF363A (Transmitter) Clock In to Clock Out Delay (Falling Edge Strobe)





FIGURE 8. DS90C363A/DS90CF363A (Transmitter) Phase Lock Loop Set Time

5



www.national.com 6




FIGURE 13. Timing diagram of the Input cycle-to-cycle clock jitter

DS90C363A Pin Description—FPD Link Transmitter

Pin Name	I/O	No.	Description
TxIN	I	21	TTL level input. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines—FPLINE,
			FPFRAME and DRDY (also referred to as HSYNC, VSYNC, Data Enable).
TxOUT+	0	3	Positive LVDS differential data output.
TxOUT-	0	3	Negative LVDS differential data output.
FPSHIFT IN	I	1	TTL level clock input. The falling edge acts as data strobe. Pin name TxCLK IN.
R_FB	I	1	Programmable strobe select (See Table 1).
TxCLK OUT+	0	1	Positive LVDS differential clock output.
TxCLK OUT-	0	1	Negative LVDS differential clock output.
PWR DOWN	I	1	TTL level input. When asserted (low input) TRI-STATES the outputs, ensuring low current at
			power down.
V _{cc}	I	3	Power supply pins for TTL inputs.
GND	I	4	Ground pins for TTL inputs.
PLL V _{CC}	I	1	Power supply pin for PLL.
PLL GND	I	2	Ground pins for PLL.
LVDS V _{CC}	I	1	Power supply pin for LVDS outputs.
LVDS GND	1	3	Ground pins for LVDS outputs.

DS90CF363A Pin Description—FPD Link Transmitter				
Pin Name	I/O	No.	Description	
TxIN	I	21	TTL level input. This includes: 6 Red, 6 Green, 6 Blue, and 3 control lines—FPLINE, FPFRAME and DRDY (also referred to as HSYNC, VSYNC, Data Enable).	
TxOUT+	0	3	Positive LVDS differential data output.	
TxOUT-	0	3	Negative LVDS differential data output.	
FPSHIFT IN	1	1	TTL level clock input. The falling edge acts as data strobe. Pin name TxCLK IN.	
TxCLK OUT+	0	1	Positive LVDS differential clock output.	
TxCLK OUT-	0	1	Negative LVDS differential clock output.	
PWR DOWN	I	1	TTL level input. When asserted (low input) TRI-STATES the outputs, ensuring low current at power down.	
V _{cc}	- 1	4	Power supply pins for TTL inputs.	
GND	1	4	Ground pins for TTL inputs.	
PLL V _{CC}	- 1	1	Power supply pin for PLL.	
PLL GND	- 1	2	Ground pins for PLL.	
LVDS V _{CC}	- 1	1	Power supply pin for LVDS outputs.	
LVDS GND	I	3	Ground pins for LVDS outputs.	

Applications Information

The DS90C363A/DS90CF363A are backward compatible with the DS90C363/DS90CF363 and are a pin-for-pin replacement. The device (DS90C363A/DS90CF363A) utilizes a different PLL architecture employing an internal 7X clock for enhanced pulse position control.

This device (DS90C363A/DS90CF363A) also features reduced variation of the TCCD parameter which is important for dual pixel applications. (See AN-1084) TCCD variation has been measured to be less than 250ps at 65MHz under normal operating conditions.

This device may also be used as a replacement for the DS90CF563 (5V, 65MHz) and DS90CF561 (5V, 40MHz) FPD-Link Transmitters with certain considerations/ modifications:

- 1. Change 5V power supply to 3.3V. Provide this supply to the V $_{\rm CC}$, LVDS V $_{\rm CC}$ and PLL V $_{\rm CC}$ of the transmitter.
- 2. The DS90C363A transmitter input and control inputs accept 3.3V TTL/CMOS levels. They are not 5V tolerant.
- To implement a falling edge device for the DS90C363A, the R_FB pin (pin 14) may be tied to ground OR left unconnected (an internal pull-down resistor biases this pin low). Biasing this pin to Vcc implements a rising edge device.

Transmitter Clock Jitter Cycle-to-Cycle

Figures 12 and 13 illustrate the timing of the input clock relative to the input data. The input clock (TxCLKin) is intentionally shifted to the left –3ns and +3ns to the right when data (Txin0-27) is high. This 3ns of cycle-to-cycle clock jitter is re-

peated at a period of 2 μ s, which is the period of the input data (1 μ s high, 1 μ s low). At different operating frequencies the N Cycle is changed to maintain the desired 3ns cycle-to-cycle jitter at 2 μ s period.


www.national.com


Pin Diagram DS90C363A DS90CF363A 48 TXIN3 47 TXIN2 46 GND 45 TXIN1 44 TXIN0 43 N/C 42 LVDS GND 41 TXOUTO-40 TXOUTO-39 TXOUT1-38 TXOUT1-37 LVDS VCC 35 TXOUT2-TxIN4 TxIN4_ 48 TxIN3 47 TXINS 46 TXIN2 46 GND 45 TXIN1 43 TXIN0 42 LVDS GND 41 TXOUTO-40 TXOUTO-39 TXOUTO-36 LVDS GND 35 TXOUT1-36 LVDS GND 37 TXOUT2-34 TXOUT2-33 TXCLK OUT-31 TXCLK OUT-32 TXCLK OUT-31 LVDS GND 32 TXCLK OUT-31 LVDS GND TxIN5 -TxIN5 TxIN6 -TxIN6 GND: GND: TxIN7 -TxIN7 -TxIN8 -TxIN8 -V_{CC} -V_{CC}. TxIN9 9 TxIN10 10 TxIN9 TxIN10 10 GND 11 TxIN 1 1 17 TxIN 10 11 GND 11 TxIN 1 1 13 TxIN12 13 R_FB 15 TxIN 13 16 35 Tx0UT2-14 35 TXOUT2-34 TXOUT2+ 33 TXCLK OUT-31 LVDS GND 30 PLL GND 29 PLL VCC 27 PWR DWN V_{CC}. TxIN13 TXIN 13 16 TXIN 14 17 GND 18 TXIN 15 19 TXIN 16 20 TxIN14 16 GND 17 TxIN 15 19 TxIN 16 20 TxIN16 20 TxIN17 21 V_{CC} 21 TxIN18 23 TxIN17 20 V_{CC} 21 27 PWR DWN 26 TxCLK IN TxIN 18 22 TxIN19 23 TxIN19 23 GND 24 GND 24 25 TxIN20 25 TxIN20 DS100138-24 DS100138-23 Application DATA (LVDS) HOST GRAPHICS LCD PANEL CMOS/ CMOS/ TTL TTL CLOCK (LVDS) FPSHIFT IN (TxCLK IN) FPSHIFT OUT (RxCLK OUT) DS100138-3

Truth Table

TABLE 1. Programmable Transmitter (DS90C363A)

Pin	Condition	Strobe Status
R_FB	$R_FB = V_{CC}$	Rising edge strobe
R_FB	R_FB = GND or NC	Falling edge strobe





48-Lead Molded Thin Shrink Small Outline Package, JEDEC Order Number DS90C363AMTD, DS90CF363AMTD NS Package Number MTD48

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas Tel: 1-800-272-9959

Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor

Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-532 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58

Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466

Email: sea.support@nsc.com

National Semiconductor

Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179