查询DS92CK16供应商



November 1999

National Semiconductor

DS92CK16 3V BLVDS 1 to 6 Clock Buffer/Bus Transceiver

General Description

The DS92CK16 1 to 6 Clock Buffer/Bus Transceiver is a one to six CMOS differential clock distribution device utilizing Bus Low Voltage Differential Signaling (BLVDS) technology. This clock distribution device is designed for applications requiring ultra low power dissipation, low noise, and high data rates. The BLVDS side is a transceiver with a separate channel acting as a return/source clock.


The DS92CK16 accepts BLVDS (300 mV typical) differential input levels, and translates them to 3V CMOS output levels. An output enable pin \overline{OE} , when high, forces all CLK_{OUT} pins high.

The device can be used a source synchronous driver. The selection of the source driving is controlled by the CrdCLKIN and DE pins. This device can be the master clock, driving the inputs of other clock I/O pins in a multipoint environment. Easy master/slave clock selection is achieved along a backplane.

Features

- Master/Slave clock selection in a backplane application
- 125 MHz operation (typical)
- 100 ps duty cycle distortion (typical)
- 50 ps channel to channel skew (typical)
- 3.3V power supply design
- Glitch-free power on at CLKI/O pins
- Low Power design (20 mA @ 3.3V static)
- Accepts small swing (300 mV typical) differential signal levels
- Industrial temperature operating range (-40°C to +85°C)
- Available in 24-pin TSSOP Packaging

Function Diagram and Truth Table



Receive Mode Truth Table

	INPUT			OUTPUT
ŌĒ	DE	CrdCLK _{IN}	(CLKI/O+)-(CLKI/O-)	CLK _{OUT}
Н	Н	Х	Х	Н
L	Н	Х	VID≥ 0.07V	Н
L	Н	Х	VID≤ -0.07V	L
H = H	w Logi igh Log elevant	ic State	BFTPS	COM

Z = TRI-STATE


Driver Mode Truth Table

	IN	PUT	OUTPUT				
ŌĒ	DE		CLK/I/O+	CLKI/O-	CLKOUT		
L	L	L	L	Н	L		
L	L	Н	Н	L	Н		
Н	L	L	L	Н	Н		
Н	L	Н	Н	L	Н		
Н	Н	Х	Z	Z	Н		



dzsc.com





DS92CK16

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.3V to +4V
Ena <u>ble</u> Input Voltage (DE, OE, CrdCLK _{IN})	-0.3V to +4V
Voltage (CLK _{OUT})	-0.3V to (V _{CC} + 0.3V)
Voltage (CLKI/O±)	-0.3V to +4V
Driver Short Circuit Current	momentary
Receiver Short Circuit Current	momentary
Maximum Package Power Dissip	ation at +25°C
TSSOP Package	1500 mW
Derate TSSOP Package	8.2 mW/°C above +25°C
θ_{JA}	95°C/W
θ_{JC}	30°C/W

Storage Temperature Range Lead Temperature Range	–65°C to +150°C
(Soldering, 4 sec.)	260°C
ESD Ratings: HBM (Note 2)	>3000V
CDM (Note 2)	>1000V
Machine Model (Note 2)	>200V

DS92CK16

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V _{CC})	+3.0	+3.3	+3.6	V
CrdCLK _{IN} , DE, OE Input Voltage	0		$V_{\rm CC}$	V
Operating Free Air Temperature (T _A)	-40	25	+85	°C

DC Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Notes 3, 4).

Symbol	Parameter	Conditions	Pin	Min	Тур	Мах	Units
V _{TH}	Input Threshold High		CLKI/O+,		25	+70	mV
V _{TL}	Input Threshold Low		CLKI/O-	-70	-35		mV
VCMR	Common Mode Voltage Range (Note 5)	VID = 250 mV pk to pk		VID /2		2.4 - VID /2	V
I _{IN}	Input Current	$V_{IN} = 0V$ to V_{CC} , $\overline{DE} = V_{CC}$, $\overline{OE} = V_{CC}$, Other Input = 1.2V ± 50 mV		-20	±5	+20	μA
V _{OH1R}	Output High Voltage	VID = 250 mV, I_{OH} = -1.0 mA	CLK _{OUT}	V _{CC} -0.4	2.9		V
V _{OH2R}	Output High Voltage	$VID = 250 \text{ mV}, I_{OH} = -6 \text{ mA}$		V _{CC} -0.8	2.5		V
V _{OL1R}	Output Low Voltage	I _{OL} = 1.0 mA, VID = -250 mV			0.06	0.3	V
V _{OL2R}	Output Low Voltage	$I_{OL} = 6 \text{ mA}, \text{ VID} = -250 \text{ mV}$		0		0.4	V
I _{odhr}	CLK _{OUT} Dynamic Output Current (Note 6)	$VID = +250 \text{ mV}, \text{ V}_{OUT} = \text{V}_{CC}1\text{V}$		-8	-16	-30	mA
I _{odlr}	CLK _{OUT} Dynamic Output Current (Note 6)	$VID = -250 \text{ mV}, \text{ V}_{OUT} = 1 \text{ V}$		10	21	35	mA
VIH	Input High Voltage		DE, OE,	2.0		V _{cc}	V
VIL	Input Low Voltage		CrdCLK _{IN}	GND		0.8	V
I _{IH}	Input High Current	$V_{IN} = V_{CC} \text{ or } 2.4 \text{V}$	OE, DE	-10	-2	+10	μA
I _{IL}	Input Low Current	V _{IN} = GND or 0.4V		-20	-5	+20	μA
IINCRD	Input Current	$V_{IN} = 0V$ to V_{CC} , $\overline{OE} = V_{CC}$	CrdCLK _{IN}	-5		+5	μA
V _{CL}	Input Voltage Clamp	I _{OUT} = -1.5 mA	OE, DE, CrdCLK _{IN}	-0.8			V
I _{CC}	No Load Supply Current Outputs Enabled, No VID Applied	$\label{eq:optimal_states} \begin{array}{ c c c c c } \hline \overline{OE} = \overline{DE} = OV, \\ \hline CrdCLK_{IN} = V_{CC} \text{ or } GND, \\ \hline CLKI/O (\pm) = Open \\ \hline CLK_{OUT} (0:5) = Open \ Circuit \end{array}$	V _{cc}			13	mA
I _{CC1}	No Load Supply Current Outputs Enabled, VID over Common Mode Voltage Range	$\label{eq:definition} \begin{split} \overline{OE} &= \text{GND} \\ \overline{DE} &= \text{V}_{\text{CC}} \\ \text{CrdCLK}_{\text{IN}} &= \text{V}_{\text{CC}} \text{ or GND}, \\ \text{VID} &= 250 \text{ mV} \\ (0.125 \text{V VCM } 2.275 \text{V}), \\ \text{CLK}_{\text{OUT}} (0:5) &= \text{Open Circuit} \end{split}$				10	mA
I _{CCD}	Driver Loaded Supply Current	eq:def-def-def-def-def-def-def-def-def-def-			20	25	mA

9
Σ
\mathbf{X}
C
Ñ
6
S
\mathbf{n}

DC Electrical Characteristics (Continued)

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Notes 3, 4).


Symbol	Parameter	Conditions	Pin	Min	Тур	Max	Units
V _{OD}	Driver Output Differential Voltage	$\frac{R_{L}}{DE} = 37.5\Omega, Figure 5$ $\frac{1}{DE} = 0V$	CLKI/O+, CLKI/O-	250	350	450	mV
ΔV_{OD}	Driver V _{OD} Magnitude Change				10	20	mV
Vos	Driver Offset Voltage			1.1	1.29	1.5	V
ΔV_{OS}	Driver Offset Voltage Magnitude Change				5	20	mV
V _{OHD}	Driver Output High				1.35	1.8	V
V _{OLD}	Driver Output Low			0.80	1.05		V
I _{OS1D}	Driver Differential Short Circuit Current (Note 6)	$CrdCLK_{IN} = V_{CC} \text{ or GND, VOD} =$ 0V, (outputs shorted together) $\overline{DE} = 0V$			30	50	mA
I _{OS2D}	Driver Output Short Circuit Current to V _{CC} (Note 6)	$CrdCLK_{IN} = GND, \overline{DE} = 0V,$ $CLKI/O+ = V_{CC}$			36	70	mA
I _{OS3D}	Driver Output Short Circuit Current to V _{CC} (Note 6)	$CrdCLK_{IN} = V_{CC}, \overline{DE} = 0V,$ $CLKI/O = V_{CC}$			34	70	mA
I _{OS4D}	Driver Output Short Circuit Current to GND (Note 6)	$CrdCLK_{IN} = V_{CC}, \overline{DE} = 0V,$ CLKI/O+ = 0V			-47	-70	mA
I _{OS5D}	Driver Output Short Circuit Current to GND (Note 6)	$CrdCLK_{IN} = GND, \overline{DE} = 0V,$ CLKI/O- = 0V			-50	-70	mA
I _{OFF}	Power Off Leakage Current	V_{CC} = 0V or Open, $V_{APPLIED}$ = 3.6V				±20	μA


Switching Characteristics Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Notes 7, 8).

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIFFEREN	ITIAL RECEIVER CHARACTERISTICS		•			
t _{PHLDR}	Differential Propagation Delay High to Low. CLKI/O to $\mbox{CLK}_{\mbox{OUT}}$	C _L = 15 pF VID = 250 mV	1.3	2.8	3.8	ns
t _{PLHDR}	Differential Propagation Delay Low to High. CLKI/O to $\mbox{CLK}_{\mbox{OUT}}$	Figures 1, 2	1.3	2.9	3.8	ns
t _{SK1R}	Duty Cycle Distortion(Note 10) (pulse skew) t _{PLH} -t _{PHL}			100	400	ps
t _{SK2R}	Channel to Channel Skew; Same Edge (Note 11)			30	80	ps
t _{skar}	Part to Part Skew (Note 12)				2.5	ns
t _{TLHR}	Transition Time Low to High (Note 9) (20% to 80%)		0.4	1.4	2.4	ns
t _{THLR}	Transition Time High to Low(Note 9) (80% to 20%)	-	0.4	1.3	2.2	ns
t _{PLHOER}	Propagation Delay Low to High ($\overline{\text{OE}}$ to CLK _{OUT})	$C_{L} = 15 \text{ pF}$ Figures 3, 4	1.0	3	4.5	ns
t _{PHLOER}	Propagation Delay High to Low (OE to CLK _{OUT})		1.0	3	4.5	ns
f _{MAX}	Maximum Operating Frequency (Note 15)		100	125		MHz


Symbol	Parameter		Min	Тур	Max	Units
		Conditions	IAIIII	тур	IVIAX	Units
	Differential Propagation Delay High to Low. CrdCLK _{IN}	C. = 15 pE				
PHLDD	to CLKI/O	$R_L = 37.5\Omega$	0.5	1.8	2.5	ns
t _{PLHDD}	Differential Propagation Delay Low to High. CrdCLK _{IN} to CLKI/O	$R_{L} = 37.5Ω$ $Figures 6, 7$ $C_{L} = 15 pF$ $Figures 8, 9$ $V_{IN} = 0V to V_{CC}$ $C_{L} = 15 pF,$ $R_{L} = 37.5Ω$ $Figures 10, 11$ $The device cannot be guaranter 'specifies conditions of device, and the same device device device and the specifies conditions of device, and since the device device, and since the duty cycle discrete, and is the duty cycle discrete, with the same device of any outputs etween devices of$	0.5	1.8	2.5	ns
t _{PHLCrd}	CrdCLK _{IN} to CLK _{OUT} Propagation Delay High to Low		2.0	4.5	6.0	ns
t _{PLHCrd}	CrdCLK _{IN} to CLK _{OUT} Propagation Delay Low to High	Figures 8, 9	2.0	4.5	6.0	ns
t _{SK1D}	Duty Cycle Distortion (pulse skew) t _{PLH} -t _{PHL} (Note 13)				600	ps
t _{SK2D}	Differential Part-to-Part Skew (Note 14)				2.0	ns
t _{tlhd}	Differential Transition Time (Note 9) (20% to 80%)		0.4	0.75	1.4	ns
t _{THLD}	Differential Transition Time (Note 9) (80% to 20%)		0.4	0.75	1.4	ns
t _{PHZD}	Transition Time High to TRI-STATE. DE to CLKI/O				10	ns
t _{PLZD}	Transition Time Low to TRI-STATE. DE to CLKI/O	$V_{IN} = 0V$ to V_{CC}			10	ns
t _{PZHD}	Transition Time TRI-STATE to High. DE to CLKI/O				32	ns
t _{PZLD}	Transition Time TRI-STATE to Low. DE to CLKI/O	1 -			32	ns
f _{MAX}	Maximum Operating Frequency (Note 15)		100	125		MHz
Note 6: Or Note 7: C ₁ Note 8: Go minimum s the AC per Note 9: Al Note 10: tr V _{CC} . The p Note 11: tr is guarante Note 12: tr applies to o gation dela	> - inputs, with the Common Mode set to V _{CC} /2. Ity one output should be momentarily shorted at a time. Do not exceed part includes probe and fixture capacitance. anerator waveform for all tests unless otherwise specified: f = 25 MHz, Zo = kew, clock input edge rates should not be slower than 1 ns/V; control signal formance. I device output transition times are based on characterization measuremen SK1R is the difference in receiver propagation delay (t _{PLH} t _{PHL}) of one devi ropagation delay specification is a device to device worst case over proces SK2R, is the difference in receiver propagation delay between channels in the ed by design and characterization. SK3R, part-to-part skew, is the difference in receiver propagation delay between levices over recommended operating temperature and voltage ranges, and y.This parameter is guaranteed by design and characterization. SK1R is the difference in driver propagation delay (t _{PLH} t _{PHL}) and is the di- SK1R) is the difference in driver propagation delay (t _{PLH} t _{PHL}) and is the di- SK1R) is the difference in driver propagation delay (t _{PLH} t _{PHL}) and is the di- SK1R) is the difference in driver propagation delay (t _{PLH} t _{PHL}) and is the di- SK1R) is the difference in driver propagation delay (t _{PLH} t _{PHL}) and is the di- SK1R) is the difference in driver propagation delay (t _{PLH} -t _{PHL}) and is the di- SK1R) is the difference in driver propagation delay (t _{PLH} -t _{PHL}) and is the di- SK1R) is the difference in driver propagation delay (t _{PLH} -t _{PHL}) and is the di- sk1R) is the difference in driver propagation delay (t _{PLH} -t _{PHL}) and is the di- sk1R) is the difference in driver propagation delay (t _{PLH} -t _{PHL}) and is the di- sk1R) is the difference in driver propagation delay (t _{PLH} -t _{PHL}) and is the di- sk1R) is the difference in driver propagation delay (t _{PLH} -t _{PHL}) and is the di- driver propagation delay	50Ω , $t_r = 1$ ns, $t_f = 1$ ns (10%) s not slower than 3 ns/V. In g ts and are guaranteed by de- ce, and is the duty cycle disto ss, voltage and temperature. same device of any outputs even devices of any outputs st across process distribution.	–90%). To ensi leneral, the fas sign. rtion of the out switching in th witching in the T _{SK3R} is define	ter the input put at any giv e same directions same directions	edge rate, th ven tempera tion. This pa m. This spec	ture and trameter
Note 14: ta plies to dev delay. Note 15: 0	SkD part-to-part skew, is the difference in driver propagation delay between tices over recommended operating temperature and voltage ranges, and acr Senerator input conditions: $t_r/t_f < 1 \text{ ns}$, 50% duty cycle, differential (1.10V to = 7 pF (stray plus probes).	devices of any outputs switcl oss process distribution. t _{SK2}	hing in the sam _D is defined as	Max–Min dif	erential pro	pagation

DS92CK16





www.national.com



Applications Information

General application guidelines and hints for BLVDS/LVDS transceivers, drivers and receivers may be found in the following application notes: LVDS Owner's Manual (lit #550062-001), AN805, AN807, AN808, AN903, AN905, AN916, AN971, AN977.

BLVDS drivers and receivers are intended to be used in a differential backplane configuration. Transceivers or receivers are connected to the driver through a balanced media such as differential PCB traces. Typically, the characteristic differential impedance of the media (Zo) is in the range of 50Ω to 100Ω . Two termination resistors of $Zo\Omega$ each are placed at the ends of the transmission line backplane. The termination resistor converts the current sourced by the driver into a voltage that is detected by the receiver. The effects of mid-stream connector(s), cable stub(s), and other impedance discontinuities as well as ground shifting, noise margin limits, and total termination loading must be taken into account.

The DS92CK16 differential line driver is a balanced current source design. A current mode driver, generally speaking has a high output impedance (100 ohms) and supplies a constant current for a range of loads (a voltage mode driver on the other hand supplies a constant voltage for a range of loads). Current is switched through the load in one direction to produce a logic state and in the other direction to produce the other logic state. The output current is typically 9.330 mA. The current changes as a function of load resistor. The current mode requires (as discussed above) that a resistive termination be employed to terminate the signal and to complete the loop. Unterminated configurations are not allowed. The 9.33 mA loop current will develop a differential voltage of about 350mV across 37.5 Ω (double terminated 75 Ω differential transmission backplane) effective resistance, which the receiver detects with a 280 mV minimum differential noise margin neglecting resistive line losses (driven signal minus receiver threshold (350 mV - 70 mV = 280 mV)). The signal is centered around +1.2V (Driver Offset, V_{OS}) with respect to ground. Note that the steady-state voltage (V_{SS}) peak-to-peak swing is twice the differential voltage (V_{OD}) and is typically 700 mV.

The current mode driver provides substantial benefits over voltage mode drivers, such as an RS-422 driver. Its quiescent current remains relatively flat versus switching frequency. Whereas the RS-422 voltage mode driver increases exponentially in most case between 20 MHz–50 MHz. This is due to the overlap current that flows between the rails of the device when the internal gates switch. Whereas the current mode driver switches a fixed current between its output without any substantial overlap current. This is similar to some ECL and PECL devices, but without the heavy static $I_{\rm CC}$ requirements of the ECL/PECL designs. LVDS requires > 80% less current than similar PECL devices. AC specifications for the driver are a tenfold improvement over other existing RS-422 drivers.

The TRI-STATE function allows the driver outputs to be disabled, thus obtaining an even lower power state when the transmission of data is not required.

Power Decoupling Recommendations:

Bypass capacitors must be used on power pins. High frequency ceramic (surface mount is recommended) 0.1μ F in parallel with 0.01μ F, in parallel with 0.001μ F at the power supply pin as well as scattered capacitors over the printed circuit board. Multiple vias should be used to connect the de-

coupling capacitors to the power planes. A $4.7\mu F$ (35V) or greater solid tantalum capacitor should be connected at the power entry point on the printed circuit board.

PC Board considerations:

Use at least 4 PCB layers (top to bottom); BLVDS signals, ground, power, TTL signals.

Isolate TTL signals from BLVDS signals, otherwise the TTL may couple onto the BLVDS lines. It is best to put TTL and BLVDS signals on different layers which are isolated by a power/ground plane(s).

Keep drivers and receivers as close to the (BLVDS port side) connectors as possible to create short stub lengths. Differential Traces:

Differential Traces:

Use controlled impedance traces which match the differential impedance of your transmission medium (ie. backplane or cable) and termination resistor(s). Run the differential pair trace lines as close together as possible as soon as they leave the IC. This will help eliminate reflections and ensure noise is coupled as common-mode. In fact, we have seen that differential signals which are 1mm apart radiate far less noise than traces 3mm apart since magnetic field cancellation is much better with the closer traces. Plus, noise induced on the differential lines is much more likely to appear as common-mode which is rejected by the receiver.

Match electrical lengths between traces to reduce skew. Skew between the signals of a pair means a phase difference between signals which destroys the magnetic field cancellation benefits of differential signals and EMI will result. (Note the velocity of propagation, v = c/Er where c (the speed of light) = 0.2997mm/ps or 0.0118 in/ps). Do not rely solely on the autoroute function for differential traces. Carefully review dimensions to match differential impedance and provide isolation for the differential lines. Minimize the number or vias and other discontinuities on the line.

Avoid 90° turns (these cause impedance discontinuities). Use arcs or 45° bevels.

Within a pair of traces, the distance between the two traces should be minimized to maintain common-mode rejection of the receivers. On the printed circuit board, this distance should remain constant to avoid discontinuities in differential impedance. Minor violations at connection points are allowable.

Stub Length:

Stub lengths should be kept to a minimum. The typical transition time of the DS92CK16 BLVDS output is 0.75ns (20% to 80%). The 100 percent time is 0.75/0.6 or 1.25ns. For a general approximation, if the electrical length of a trace is greater than 1/5 of the transition edge, then the trace is considered a transmission line. For example, 1.25ns/5 is 250 picoseconds. Let velocity equal 160ps per inch for a typical loaded backplane. Then maximum stub length is 250ps/160ps/in or 1.56 inches. To determine the maximum stub for your backplane, you need to know the propagation velocity for the actual conditions (refer to application notes AN 905 and AN 808).

Applications Information (Continued)

Termination:

Use a resistor which best matches the differential impedance of your loaded transmission line. Remember that the current mode outputs need the termination resistor to generate the differential voltage. BLVDS will not work without resistor termination.

Surface mount 1% to 2% resistors are best.


Probing BLVDS Transmission Lines:

Always use high impedance (> $100 k \Omega$), low capacitance (< 2pF) scope probes with a wide bandwidth (1GHz) scope. Improper probing will give deceiving results.

Cables and Connectors, General Comments:

Use controlled impedance media. The connectors you use should have a matched differential impedance of about Zo $\Omega.$ They should not introduce major impedance discontinuities.

Balanced cables (e.g. twisted pair) are usually better than unbalanced cables (ribbon cable, simple coax.) for noise reduction and signal quality. Balanced cables tend to generate less EMI due to field canceling effects and also tend to pick up electromagnetic radiation a common-mode (not differential mode) noise which is rejected by the receiver. For cable distances < 0.5M, most cables can be made to work effectively. For distances 0.5M $\leq d \leq 10M$, CAT 3 (category 3) twisted pair cable works well, is readily available and relatively inexpensive.



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.