
查询DS92LV010A供应商





National Semiconductor

DS92LV010A Bus LVDS 3.3/5.0V Single Transceiver

General Description



The DS92LV010A is one in a series of transceivers designed specifically for the high speed, low power proprietary bus backplane interfaces. The device operates from a single 3.3V or 5.0V power supply and includes one differential line driver and one receiver. To minimize bus loading the driver outputs and receiver inputs are internally connected. The logic interface provides maximum flexibility as 4 separate lines are provided (DIN, DE, RE, and ROUT). The device also features flow through which allows easy PCB routing for short stubs between the bus pins and the connector. The driver has 10 mA drive capability, allowing it to drive heavily loaded backplanes, with impedance as low as 27 Ohms.


The driver translates between TTL levels (single-ended) to Low Voltage Differential Signaling levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition the differential signaling provides common mode noise rejection of ±1V.

The receiver threshold is ±100mV over a ±1V common mode range and translates the low voltage differential levels to standard (CMOS/TTL) levels.

Features

- Bus LVDS Signaling (BLVDS)
- Designed for Double Termination Applications
- Balanced Output Impedance
- Lite Bus Loading 5pF typical
- Glitch free power up/down (Driver disabled)
- 3.3V or 5.0V Operation
- ±1V Common Mode Range
- ±100mV Receiver Sensitivity
- High Signaling Rate Capability (above 100 Mbps)
- Low Power CMOS design
- Product offered in 8 lead SOIC package
- Industrial Temperature Range Operation

May 1998





DS100052 © 1998 National Semiconductor Corporation

www.national.com

Absolute Maximum Ratings (Notes 1, 2)

•

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V _{CC})	6.0V
Enable Input Voltage (DE, RE)	–0.3V to (V _{CC} + 0.3V)
Driver Input Voltage (DIN)	–0.3V to (V _{CC} + 0.3V)
Receiver Output Voltage (R _{OUT})	–0.3V to (V _{CC} + 0.3V)
Bus Pin Voltage (DO/RI±)	-0.3V to + 3.9V
Driver Short Circuit Current	Continuous
ESD (HBM 1.5 kΩ, 100 pF)	>2.0 kV

SOIC Derate SOIC Package	1025 mW 8.2 mW/°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature	
(Soldering, 4 sec.)	260°C

Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V_{CC}), or	3.0	3.6	V
Supply Voltage (V _{CC})	4.5	5.5	V
Receiver Input Voltage	0.0	2.9	V
Operating Free Air Temperature	-40	+85	°C

Maximum Package Power Dissipation at 25°C

DC Electrical Characteristics (Notes 2, 3) $T_A = -40^{\circ}C$ to +85°C unless otherwise noted, $V_{CC} = 3.3V \pm 0.3V$

Symbol	Parameter	Conditions		Pin	Min	Тур	Max	Units
V _{OD}	Output Differential Voltage	$R_L = 27\Omega$, Figure 1		DO+/RI+, DO-/RI-	140	250	360	m∨
ΔV_{OD}	V _{OD} Magnitude Change	-				3	30	m∖
Vos	Offset Voltage	-			1	1.25	1.65	V
ΔV_{OS}	Offset Magnitude Change					5	50	mV
I _{OSD}	Output Short Circuit Current	$V_{O} = 0V, DE = V_{CC}$				-12	-20	mA
V _{он}	Voltage Output High	V _{ID} = +100 mV	Ι _{OH} = -400 μA	R _{OUT}	2.8	3		V
		Inputs Open			2.8	3		V
		Inputs Shorted			2.8	3		V
		Inputs Terminated, $R_L = 27\Omega$	Inputs Terminated,		2.8	3		V
V _{OL}	Voltage Output Low	I _{OL} = 2.0 mA, V _{ID} = -100 mV				0.1	0.4	V
I _{OS}	Output Short Circuit Current	$V_{OUT} = 0V, V_{ID} = +100 \text{ mV}$			-5	-35	-85	mA
V _{TH}	Input Threshold High	DE = 0V		DO+/RI+,			+100	mV
V _{TL}	Input Threshold Low	1		DO-/RI-	-100			mV
I _{IN}	Input Current	$DE = 0V, V_{IN} = +2.4V, \text{ or } 0V$			-20	±1	+20	μA
		$V_{CC} = 0V, V_{IN} = +2.4V, \text{ or } 0V$			-20	±1	+20	μA
V _{IH}	Minimum Input High Voltage			DIN, DE, RE	2.0		V _{cc}	V
V _{IL}	Maximum Input Low Voltage				GND		0.8	V
I _{IH}	Input High Current	$V_{IN} = V_{CC} \text{ or } 2.4V$				±1	±10	μA
I _{IL}	Input Low Current	V _{IN} = GND or 0.4V				±1	±10	μA
V _{CL}	Input Diode Clamp Voltage	I _{CLAMP} = -18 mA			-1.5	-0.8		V
I _{CCD}	Power Supply Current	$DE = \overline{RE} = V_{CC}$, $R_L = 27\Omega$		V _{cc}		13	20	mA
I _{CCR}]	$DE = \overline{RE} = 0V$				5	8	mA
I _{ccz}]	$DE = 0V, \overline{RE} = V_{CC}$				3	7.5	mA
I _{cc}]	$DE = V_{CC}$, $\overline{RE} = 0V$, $R_{L} =$	27Ω			16	22	mA

Symbol	Parameter	Conditions		Pin	Min	Тур	Max	Units
C _{output}	Capacitance @ BUS Pins			DO+/RI+, DO-/RI-		5		pF
	lectrical Characte							
Symbol	Parameter	Conditions		Pin	Min	Тур	Max	Units
V_{OD}	Output Differential Voltage	$R_{L} = 27\Omega, Figure 1$		DO+/RI+, DO-/RI-	145	270	390	mV
ΔV_{OD}	V _{OD} Magnitude Change					3	30	mV
V _{os}	Offset Voltage				1	1.35	1.65	V
ΔV_{OS}	Offset Magnitude Change					5	50	mV
I _{OSD}	Output Short Circuit Current	$V_{O} = 0V, DE = V_{CC}$				-12	-20	mA
V _{OH}	Voltage Output High	V _{ID} = +100 mV	$I_{OH} = -400 \ \mu A$	R _{OUT}	4.3	5.0		V
		Inputs Open			4.3	5.0		V
		Inputs Shorted			4.3	5.0		V
		Inputs Terminated, $R_L = 27\Omega$			4.3	5.0		V
V _{OL}	Voltage Output Low	$I_{OL} = 2.0 \text{ mA}, V_{ID} = -100 \text{ mV}$				0.1	0.4	V
I _{os}	Output Short Circuit Current	$V_{OUT} = 0V, V_{ID} = +100 \text{ mV}$			-35	-90	-130	mA
V_{TH}	Input Threshold High	DE = 0V		DO+/RI+,			+100	m۷
V_{TL}	Input Threshold Low			DO-/RI-	-100			mV
I _{IN}	Input Current	$DE = 0V, V_{IN} = +2.4V, or 0$			-20	±1	+20	μA
		$V_{\rm CC} = 0V, V_{\rm IN} = +2.4V, \text{ or}$	0V		-20	±1	+20	μA
V _{IH}	Minimum Input High Voltage			DIN, <u>DE</u> ,	2.0		V _{cc}	V
V_{IL}	Maximum Input Low Voltage			RE	GND		0.8	V
I _{IH}	Input High Current	$V_{IN} = V_{CC} \text{ or } 2.4 V$				±1	±10	μA
I _{IL}	Input Low Current	V _{IN} = GND or 0.4V				±1	±10	μA
V _{CL}	Input Diode Clamp Voltage	$I_{CLAMP} = -18 \text{ mA}$			-1.5	-0.8		V
I _{CCD}	Power Supply Current	$DE = \overline{RE} = V_{CC}, R_L = 27\Omega$		V _{cc}		17	25	mA
I _{CCR}		$DE = \overline{RE} = 0V$				6	10	mA
I _{ccz}		$DE = 0V, \overline{RE} = V_{CC}$				3	8	mA
I _{cc}		$DE = V_{CC}$, $\overline{RE} = 0V$, $R_{L} =$	27Ω			20	25	mA
C _{output}	Capacitance @ BUS Pins			DO+/RI+, DO-/RI-		5		pF

Note 1: "Absolute Maximum Ratings" are these beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground except V_{OD} , V_{ID} , V_{TH} and V_{TL} unless otherwise specified.

Note 3: All typicals are given for V_{CC} = +3.3V or 5.0 V and T_A = +25°C, unless otherwise stated.

Note 4: ESD Rating: HBM (1.5 k Ω , 100 pF) > 2.0 kV EAT (0 Ω , 200 pF) > 300V.

Note 5: $\ensuremath{\mathsf{C}}_L$ includes probe and fixture capacitance.

Note 6: Generator waveforms for all tests unless otherwise specified: f = 1MHz, $ZO = 50\Omega$, tr, $tf \le 6.0ns$ (0%-100%) on control pins and $\le 1.0ns$ for RI inputs.

Note 7: The DS92LV010A is a current mode device and only function with datasheet specification when a resistive load is applied between the driver outputs.

Note 8: For receiver TRI-STATE[®] delays, the switch is set to V_{CC} for t_{PZL} , and t_{PLZ} and to GND for t_{PZH} , and t_{PHZ} .


Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIFFERE	NTIAL DRIVER TIMING REQUIREMEN	ITS				
t _{PHLD}	Differential Prop. Delay High to Low	$R_{L} = 27\Omega, Figures 2, 3$ $C_{L} = 10 \text{ pF}$	1.0	3.0	5.0	ns
t _{PLHD}	Differential Prop. Delay Low to High		1.0	2.8	5.0	ns
t _{SKD}	Differential SKEW t PHLD - tPLHD			0.2	1.0	ns
t _{TLH}	Transition Time Low to High			0.3	2.0	ns
t _{THL}	Transition Time High to Low			0.3	2.0	ns
t _{PHZ}	Disable Time High to Z	$R_L = 27\Omega$, Figures 4, 5	0.5	4.5	9.0	ns
t _{PLZ}	Disable Time Low to Z	C _L = 10 pF	0.5	5.0	10.0	ns
t _{PZH}	Enable Time Z to High		2.0	5.0	7.0	ns
t _{PZL}	Enable Time Z to Low		1.0	4.5	9.0	ns
DIFFERE	NTIAL RECEIVER TIMING REQUIREM	ENTS				
t _{PHLD}	Differential Prop. Delay High to Low	<i>Figures 6, 7</i> C _L = 10 pF	2.5	5.0	12.0	ns
t _{PLHD}	Differential Prop. Delay Low to High		2.5	5.5	10.0	ns
t _{skD}	Differential SKEW t PHLD - tPLHD			0.5	2.0	ns
t _r	Rise Time			1.5	4.0	ns
t _f	Fall Time			1.5	4.0	ns
t _{PHZ}	Disable Time High to Z	$R_L = 500\Omega$, Figures 8, 9	2.0	4.0	6.0	ns
t _{PLZ}	Disable Time Low to Z	$C_L = 10 \text{ pF} (\text{Note 8})$	2.0	5.0	7.0	ns
t _{PZH}	Enable Time Z to High		2.0	7.0	13.0	ns
t _{PZL}	Enable Time Z to Low]	2.0	6.0	10.0	ns


AC Electrical Characteristics (Note 6)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
DIFFERE	NTIAL DRIVER TIMING REQUIREMEN	ITS		•		
t _{PHLD}	Differential Prop. Delay High to Low	$R_{L} = 27\Omega, Figures 2, 3$ $C_{L} = 10 \text{ pF}$	0.5	2.7	4.5	ns
t _{PLHD}	Differential Prop. Delay Low to High		0.5	2.5	4.5	ns
t _{SKD}	Differential SKEW t PHLD - tPLHD			0.2	1.0	ns
t _{TLH}	Transition Time Low to High			0.3	2.0	ns
t _{THL}	Transition Time High to Low			0.3	2.0	ns
t _{PHZ}	Disable Time High to Z	$R_L = 27\Omega$, Figures 4, 5	0.5	3.0	7.0	ns
t _{PLZ}	Disable Time Low to Z	C _L = 10 pF	0.5	5.0	10.0	ns
t _{PZH}	Enable Time Z to High		2.0	4.0	7.0	ns
t _{PZL}	Enable Time Z to Low		1.0	4.0	9.0	ns
DIFFERE	NTIAL RECEIVER TIMING REQUIREN	IENTS				
t _{PHLD}	Differential Prop. Delay High to Low	<i>Figures 6, 7</i> C _L = 10 pF	2.5	5.0	12.0	ns
t _{PLHD}	Differential Prop. Delay Low to High		2.5	4.6	10.0	ns
t _{SKD}	Differential SKEW t PHLD - tPLHD			0.4	2.0	ns
t _r	Rise Time	1		1.2	2.5	ns
t _f	Fall Time]		1.2	2.5	ns

4

.







www.national.com

Application Information (Continued)

- Bypass each BLVDS device and also use distributed bulk capacitance. Surface mount capacitors placed close to power and ground pins work best. Two or three multilayer ceramic (MLC) surface mount capacitors (0.1 µF, and 0.01 μF in parallel should be used between each V_{CC} and ground. The capacitors should be as close as possible to the V_{CC} pin.
- · Use the termination resistor which best matches the differential impedance of your transmission line.
- Leave unused LVDS receiver inputs open (floating)

TABLE 1. Functional Table

MODE SELECTED	DE	RE
DRIVER MODE	Н	Н
RECEIVER MODE	L	L
TRI-STATE MODE	L	н
LOOP BACK MODE	Н	L

TABLE 2. Transmitter Mode

	INPUTS	OUTI	PUTS
DE	DI	DO+	DO-
Н	L	L	Н
н	Н	Н	L
Н	2 > & > 0.8	Х	Х
L	Х	Z	Z

L = Low state H = High state

٠

TABLE 3. Receiver Mode

	INPUTS			
RE	(RI+)-(RI–)			
L	L (< -100 mV)	L		
L	H (> +100 mV)	н		
L	100 mV > & > -100 mV	Х		
н	X	Z		

X = High or Low logic state

Z = High impedance state


L = Low state H = High state


TΑ	BLE	4.	Devi	се	Pin	Descr	ipti	ion
----	-----	----	------	----	-----	-------	------	-----

Pin Name	Pin #	Input/Output	Description
DIN	2	I	TTL Driver Input
DO±/RI±	6, 7	I/O	LVDS Driver Outputs/LVDS Receiver Inputs
R _{OUT}	3	0	TTL Receiver Output
RE	5	I	Receiver Enable TTL Input (Active Low)
DE	1	I	Driver Enable TTL Input (Active High)
GND	4	NA	Ground
V _{cc}	8	NA	Power Supply

8

www.national.com





- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose fail-ure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

189 -

Ę ŕ

IFIFIFI

0.008 (0.203) TYP

-0.010 -0.254)

SEATING

020 TYP

MODA (DEV H

0.228

LEAD NO.

 $\frac{0.053 - 0.069}{(1.346 - 1.753)}$

0.014

1.270 TVP

National Semiconductor	National Semiconductor	National Semiconductor	National Semiconducto
Corporation	Europe	Asia Pacific Customer	Japan Ltd.
Americas	Fax: +49 (0) 1 80-530 85 86	Response Group	Tel: 81-3-5620-6175
Tel: 1-800-272-9959	Email: europe.support@nsc.com	Tel: 65-2544466	Fax: 81-3-5620-6179
Fax: 1-800-737-7018	Deutsch Tel: +49 (0) 1 80-530 85 85	Fax: 65-2504466	
Email: support@nsc.com	English Tel: +49 (0) 1 80-532 78 32	Email: sea.support@nsc.com	
	Français Tel: +49 (0) 1 80-532 93 58		
ww.national.com	Italiano Tel: +49 (0) 1 80-534 16 80		

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.