# **Bias Resistor Transistor**

# **NPN Silicon Surface Mount Transistor** with Monolithic Bias Resistor Network

This new series of digital transistors is designed to replace a single device and its external resistor bias network. The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base-emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space. The device is housed in the SC-75/SOT-416 package which is designed for low power surface mount applications.

#### **Features**

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- The SC-75/SOT-416 Package Can be Soldered Using Wave or
- The Modified Gull-Winged Leads Absorb Thermal Stress During Soldering Eliminating the Possibility of Damage to the Die
- Available in 8 mm, 7 inch/3000 Unit Tape & Reel
- Pb-Free Packages are Available

#### **MAXIMUM RATINGS** (T<sub>A</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Base Voltage	V <sub>CBO</sub>	50	Vdc
Collector-Emitter Voltage	V <sub>CEO</sub>	50	Vdc
Collector Current	I <sub>C</sub>	100	mAdc

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

### THERMAL CHARACTERISTICS


Rating	Symbol	Value	Unit
Total Device Dissipation, FR-4 Board (Note 1) @ T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	200 1.6	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 1)	$R_{\theta JA}$	600	°C/W
Total Device Dissipation, FR-4 Board (Note 2) @ T <sub>A</sub> = 25°C Derate above 25°C	P <sub>D</sub>	300 2.4	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	400	°C/W
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C



ON Semiconductor

http://onsemi.com

# NPN SILICON **BIAS RESISTOR TRANSISTORS**



MARKING DIAGRAM



SC-75/SOT-416 **CASE 463** STYLE 1



xx = Specific Device Code M = Date Code

#### ORDERING INFORMATION

See detailed ordering, marking, and shipping information in the package dimensions section on page 2 of this data sheet.

### ORDERING INFORMATION, DEVICE MARKING and RESISTOR VALUES

Device	Marking	R1 (K)	R2 (K)	Package	Shipping <sup>†</sup>
DTC114EET1	8A	10	10	SC-75/SOT-416	
DTC114EET1G	8A	10	10	SC-75/SOT-416 (Pb-Free)	
DTC124EET1	8B	22	22	SC-75/SOT-416	1
DTC124EET1G	8B	22	22	SC-75/SOT-416 (Pb-Free)	
DTC144EET1	8C	47	47	SC-75/SOT-416	1
DTC144EET1G	8C	47	47	SC-75/SOT-416 (Pb-Free)	
DTC114YET1	8D	10	47	SC-75/SOT-416	]
DTC114YET1G	8D	10	47	SC-75/SOT-416 (Pb-Free)	
DTC114TET1	94	10	∞	SC-75/SOT-416	
DTC114TET1G	94	10	∞	SC-75/SOT-416 (Pb-Free)	
DTC143TET1	8F	4.7	∞	SC-75/SOT-416	1
DTC143TET1G	8F	4.7	∞	SC-75/SOT-416 (Pb-Free)	
DTC123EET1	8H	2.2	2.2	SC-75/SOT-416	3000 Tape & Reel
DTC123EET1G	8H	2.2	2.2	SC-75/SOT-416 (Pb-Free)	
DTC143EET1	8J	4.7	4.7	SC-75/SOT-416	
DTC143EET1G	8J	4.7	4.7	SC-75/SOT-416 (Pb-Free)	
DTC143ZET1	8K	4.7	47	SC-75/SOT-416	
DTC143ZET1G	8K	4.7	47	SC-75/SOT-416 (Pb-Free)	
DTC124XET1	8L	22	47	SC-75/SOT-416	1
DTC124XET1G	8L	22	47	SC-75/SOT-416 (Pb-Free)	
DTC123JET1	8M	2.2	47	SC-75/SOT-416	1
DTC123JET1G	8M	2.2	47	SC-75/SOT-416 (Pb-Free)	
DTC115EET1	8N	100	100	SC-75/SOT-416	
DTC115EET1G	8N	100	100	SC-75/SOT-416 (Pb-Free)	
DTC144WET1	8P	47	22	SC-75/SOT-416	

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Collector-Base Cutoff Current (V <sub>CB</sub> = 50 V,	I <sub>CBO</sub>	_	_	100	nAdc	
Collector–Emitter Cutoff Current (V <sub>CE</sub> = 50	I <sub>CEO</sub>	_	_	500	nAdc	
Emitter–Base Cutoff Current (V <sub>EB</sub> = 6.0 V, I <sub>C</sub> = 0)	DTC114EET1 DTC124EET1 DTC124EET1 DTC114YET1 DTC114TET1 DTC123EET1 DTC143EET1 DTC143ZET1 DTC124XET1 DTC123JET1 DTC115EET1 DTC144WET1	I <sub>EBO</sub>	- - - - - - - - - -	- - - - - - - - - -	0.5 0.2 0.1 0.2 0.9 1.9 2.3 1.5 0.18 0.13 0.2 0.05 0.13	mAdc
Collector-Base Breakdown Voltage (I <sub>C</sub> = 10	$\mu A, I_E = 0)$	V <sub>(BR)CBO</sub>	50	_	_	Vdc
Collector–Emitter Breakdown Voltage (Note (I <sub>C</sub> = 2.0 mA, I <sub>B</sub> = 0)	3)	V <sub>(BR)CEO</sub>	50	-	-	Vdc
ON CHARACTERISTICS (Note 3)			•		•	•
DC Current Gain (V <sub>CE</sub> = 10 V, I <sub>C</sub> = 5.0 mA)	DTC114EET1 DTC124EET1 DTC144EET1 DTC114YET1 DTC114TET1 DTC143TET1 DTC143EET1 DTC143ZET1 DTC143ZET1 DTC124XET1 DTC123JET1 DTC115EET1 DTC144WET1	h <sub>FE</sub>	35 60 80 80 160 160 8.0 15 80 80 80	60 100 140 140 350 350 15 30 200 150 140 150	- - - - - - - - -	
Collector–Emitter Saturation Voltage ( $I_C$ = 10 mA, $I_B$ = 0.3 mA) ( $I_C$ = 10 mA, $I_B$ = 5 mA) DTC123EET1 ( $I_C$ = 10 mA, $I_B$ = 1 mA) DTC143TET1/DTC114TET1/ DTC143EET1/DTC143ZET1/DTC124XET1		V <sub>CE(sat)</sub>	-	-	0.25	Vdc
Output Voltage (on) $ (V_{CC} = 5.0 \text{ V}, V_B = 2.5 \text{ V}, R_L = 1.0 \text{ k}Ω) $ $ (V_{CC} = 5.0 \text{ V}, V_B = 3.5 \text{ V}, R_L = 1.0 \text{ k}Ω) $ $ (V_{CC} = 5.0 \text{ V}, V_B = 5.5 \text{ V}, R_L = 1.0 \text{ k}Ω) $ $ (V_{CC} = 5.0 \text{ V}, V_B = 4.0 \text{ V}, R_L = 1.0 \text{ k}Ω) $	DTC114EET1 DTC124EET1 DTC114YET1 DTC114TET1 DTC143TET1 DTC143EET1 DTC143ZET1 DTC143ZET1 DTC124XET1 DTC123JET1 DTC144EET1 DTC144EET1 DTC115EET1 DTC144WET1	V <sub>OL</sub>	- - - - - - - -	- - - - - - - -	0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2 0.2	Vdc
Output Voltage (off) (V <sub>CC</sub> = 5.0 V, V <sub>B</sub> = 0.5 (V <sub>CC</sub> = 5.0 V, V <sub>B</sub> = 0.25 V, R <sub>L</sub> = 1.0 k $\Omega$ )	V, R <sub>L</sub> = 1.0 kΩ) DTC143TET1 DTC143ZET1 DTC114TET1	V <sub>OH</sub>	4.9	_	_	Vdc

<sup>3.</sup> Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%

### **ELECTRICAL CHARACTERISTICS** ( $T_A = 25^{\circ}C$ unless otherwise noted) (Continued)

	Characteristic	Symbol	Min	Тур	Max	Unit
Input Resistor	TC114EET1	R1	7.0	10	13	kΩ
	DTC124EET1		15.4	22	28.6	
	DTC144EET1		32.9	47	61.1	
	DTC114YET1		7.0	10	13	
	DTC114TET1		7.0	10	13	
	DTC143TET1		3.3	4.7	6.1	
	DTC123EET1		1.5	2.2	2.9	
	DTC143EET1		3.3	4.7	6.1	
	DTC143ZET1		3.3	4.7	6.1	
	DTC124XET1		15.4	22	28.6	
	DTC123JET1		1.54	2.2	2.86	
	DTC115EET1		70	100	130	
	DTC144WET1		32.9	47	61.1	
Resistor Ratio	DTC114EET1/DTC124EET1/DTC144EET1/	R <sub>1</sub> /R <sub>2</sub>				
	DTC115EET1		0.8	1.0	1.2	
	DTC114YET1		0.17	0.21	0.25	
	DTC143TET1/DTC114TET1		_	_	_	
	DTC123EET1/DTC143EET1		0.8	1.0	1.2	
	DTC143ZET1		0.055	0.1	0.185	
	DTC124XET1		0.38	0.47	0.56	
	DTC123JET1		0.038	0.047	0.056	
	DTC144WET1D		1.7	2.1	2.6	






Figure 1. Derating Curve



**Figure 2. Normalized Thermal Response** 

#### **TYPICAL ELECTRICAL CHARACTERISTICS - DTC114EET1**



I<sub>C</sub>, COLLECTOR CURRENT (mA)

Figure 3. V<sub>CE(sat)</sub> versus I<sub>C</sub>




Figure 4. DC Current Gain




Figure 5. Output Capacitance




Figure 6. Output Current versus Input Voltage




Figure 7. Input Voltage versus Output Current

#### **TYPICAL ELECTRICAL CHARACTERISTICS – DTC124EET1**




Figure 8.  $V_{CE(sat)}$  versus  $I_C$ 




Figure 9. DC Current Gain




Figure 10. Output Capacitance




Figure 11. Output Current versus Input Voltage




Figure 12. Input Voltage versus Output Current

### **TYPICAL ELECTRICAL CHARACTERISTICS – DTC144EET1**




Figure 13.  $V_{CE(sat)}$  versus  $I_C$ 




Figure 14. DC Current Gain




Figure 15. Output Capacitance




Figure 16. Output Current versus Input Voltage




Figure 17. Input Voltage versus Output Current

#### **TYPICAL ELECTRICAL CHARACTERISTICS - DTC114YET1**




Figure 18. V<sub>CE(sat)</sub> versus I<sub>C</sub>

Figure 19. DC Current Gain




Figure 20. Output Capacitance

Figure 21. Output Current versus Input Voltage




Figure 22. Input Voltage versus Output Current

#### **TYPICAL APPLICATIONS FOR NPN BRTs**




Figure 23. Level Shifter: Connects 12 or 24 Volt Circuits to Logic






Figure 24. Open Collector Inverter: Inverts the Input Signal

Figure 25. Inexpensive, Unregulated Current Source

#### PACKAGE DIMENSIONS

SC-75/SOT-416 CASE 463-01 ISSUE C






#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	0.70	0.90	0.028	0.035	
В	1.40	1.80	0.055	0.071	
C	0.60	0.90	0.024	0.035	
D	0.15	0.30	0.006	0.012	
G	1.00	BSC	0.039	BSC	
Η		0.10		0.004	
J	0.10	0.25	0.004	0.010	
K	1.45	1.75	0.057	0.069	
L	0.10	0.20	0.004	0.008	
S	0.50 BSC		0.020	BSC	

STYLE 1: PIN 1. BASE 2. EMITTER 3. COLLECTOR

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 **Phone**: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.