DTC114EET1 SERIES

Bias Resistor Transistor

NPN Silicon Surface Mount Transistor with Monolithic Bias Resistor Network

This new series of digital transistors is designed to replace a single device and its external resistor bias network. The BRT (Bias Resistor Transistor) contains a single transistor with a monolithic bias network consisting of two resistors; a series base resistor and a base–emitter resistor. The BRT eliminates these individual components by integrating them into a single device. The use of a BRT can reduce both system cost and board space. The device is housed in the SC–75/SOT–416 package which is designed for low power surface mount applications.

- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- The SC–75/SOT–416 package can be soldered using wave or reflow. The modified gull–winged leads absorb thermal stress during soldering eliminating the possibility of damage to the die.
- Available in 8 mm, 7 inch/3000 Unit Tape & Reel

MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Collector-Base Voltage	V_{CBO}	50	Vdc
Collector-Emitter Voltage	V_{CEO}	50	Vdc
Collector Current	I_C	100	mAdc

DEVICE MARKING AND RESISTOR VALUES

Device	Marking	R1 (K)	R2 (K)	Shipping
DTC114EET1	8A	10	10	3000/Tape & Reel
DTC124EET1	8B	22	22	
DTC144EET1	8C	47	47	
DTC114YET1	8D	10	47	
DTC143TET1	8F	4.7	∞	
DTC123EET1	8H	2.2	2.2	
DTC143EET1	8J	4.7	4.7	
DTC143ZET1	8K	4.7	47	
DTC124XET1	8L	22	47	
DTC123JET1	8M	2.2	47	

ON Semiconductor

http://onsemi.com

NPN SILICON BIAS RESISTOR TRANSISTORS





CASE 463
SOT–416/SC–75
STYLE 1

Publication Order Number:

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation, FR–4 Board (1.) @ T_A = 25°C Derate above 25°C	P_D	 200 1.6	 mW mW/°C
Thermal Resistance, Junction to Ambient (1.)	$R_{\theta JA}$	600	°C/W
Total Device Dissipation, FR–4 Board (2.) @ T_A = 25°C Derate above 25°C	P_D	 300 2.4	 mW mW/°C
Thermal Resistance, Junction to Ambient (2.)	$R_{\theta JA}$	400	°C/W
Junction and Storage Temperature Range	T_J, T_{stg}	–55 to +150	°C

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Collector–Base Cutoff Current (V_{CB} = 50 V, I_E = 0)		I_{CBO}	—	—	100	nAdc
Collector–Emitter Cutoff Current (V_{CE} = 50 V, I_B = 0)		I_{CEO}	—	—	500	nAdc
Emitter–Base Cutoff Current	DTC114EET1	I_{EBO}	—	—	0.5	mAdc
(V_{EB} = 6.0 V, I_C = 0)	DTC124EET1		—	—	0.2	
	DTC144EET1		—	—	0.1	
	DTC114YET1		—	—	0.2	
	DTC143TET1		—	—	1.9	
	DTC123EET1		—	—	2.3	
	DTC143EET1		—	—	1.5	
	DTC143ZET1		—	—	0.18	
	DTC124XET1		—	—	0.13	
	DTC123JET1		—	—	0.2	
Collector–Base Breakdown Voltage (I_C = 10 μA, I_E = 0)		$V_{(BR)CBO}$	50	—	—	Vdc
Collector–Emitter Breakdown Voltage (3.) (I_C = 2.0 mA, I_B = 0)		$V_{(BR)CEO}$	50	—	—	Vdc
ON CHARACTERISTICS (3.)						
DC Current Gain	DTC114EET1	h_{FE}	35	60	—	
(V_{CE} = 10 V, I_C = 5.0 mA)	DTC124EET1		60	100	—	
	DTC144EET1		80	140	—	
	DTC114YET1		80	140	—	
	DTC143TET1		160	350	—	
	DTC123EET1		8.0	15	—	
	DTC143EET1		15	30	—	
	DTC143ZET1		80	200	—	
	DTC124XET1		80	150	—	
	DTC123JET1		80	140	—	
Collector–Emitter Saturation Voltage (I_C = 10 mA, I_B = 0.3 mA) (I_C = 10 mA, I_B = 5 mA) DTC123EET1 (I_C = 10 mA, I_B = 1 mA) DTC143TET1 DTC143ZET1/DTC124XET1		$V_{CE(sat)}$	—	—	0.25	Vdc
Output Voltage (on)		V_{OL}				Vdc
(V_{CC} = 5.0 V, V_B = 2.5 V, R_L = 1.0 kΩ)	DTC114EET1		—	—	0.2	
	DTC124EET1		—	—	0.2	
	DTC114YET1		—	—	0.2	
	DTC143TET1		—	—	0.2	
	DTC123EET1		—	—	0.2	
	DTC143EET1		—	—	0.2	
	DTC143ZET1		—	—	0.2	
	DTC124XET1		—	—	0.2	
	DTC123JET1		—	—	0.2	
(V_{CC} = 5.0 V, V_B = 3.5 V, R_L = 1.0 kΩ)	DTC144EET1		—	—	0.2	

1. FR–4 @ Minimum Pad
2. FR–4 @ 1.0 × 1.0 Inch Pad
3. Pulse Test: Pulse Width < 300 μs, Duty Cycle < 2.0%

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted) (Continued)

Characteristic		Symbol	Min	Typ	Max	Unit
Output Voltage (off) (V_{CC} = 5.0 V, V_B = 0.5 V, R_L = 1.0 kΩ) (V_{CC} = 5.0 V, V_B = 0.25 V, R_L = 1.0 kΩ) DTC143TET1 DTC143ZET1		V_{OH}	4.9	—	—	Vdc
Input Resistor	DTC114EET1	R1	7.0	10	13	kΩ
	DTC124EET1		15.4	22	28.6	
	DTC144EET1		32.9	47	61.1	
	DTC114YET1		7.0	10	13	
	DTC143TET1		3.3	4.7	6.1	
	DTC123EET1		1.5	2.2	2.9	
	DTC143EET1		3.3	4.7	6.1	
	DTC143ZET1		3.3	4.7	6.1	
	DTC124XET1		15.4	22	28.6	
	DTC123JET1		1.54	2.2	2.86	
Resistor Ratio	DTC114EET1/DTC124EET1/DTC144EET1	R_1/R_2	0.8	1.0	1.2	
	DTC114YET1		0.17	0.21	0.25	
	DTC143TET1		—	—	—	
	DTC123EET1/DTC143EET1		0.8	1.0	1.2	
	DTC143ZET1		0.055	0.1	0.185	
	DTC124XET1		0.38	0.47	0.56	
	DTC123JET1		0.038	0.047	0.056	



Figure 1. Derating Curve



Figure 2. Normalized Thermal Response

TYPICAL ELECTRICAL CHARACTERISTICS — DTC114EET1



Figure 3. $V_{CE(sat)}$ versus I_C



Figure 4. DC Current Gain



Figure 5. Output Capacitance



Figure 6. Output Current versus Input Voltage



Figure 7. Input Voltage versus Output Current

TYPICAL ELECTRICAL CHARACTERISTICS — DTC124EET1



Figure 8. $V_{CE(sat)}$ versus I_C



Figure 9. DC Current Gain



Figure 10. Output Capacitance



Figure 11. Output Current versus Input Voltage



Figure 12. Input Voltage versus Output Current

TYPICAL ELECTRICAL CHARACTERISTICS — DTC144EET1



Figure 13. $V_{CE(sat)}$ versus I_C



Figure 14. DC Current Gain



Figure 15. Output Capacitance



Figure 16. Output Current versus Input Voltage



Figure 17. Input Voltage versus Output Current

TYPICAL ELECTRICAL CHARACTERISTICS — DTC114YET1



Figure 18. $V_{CE(sat)}$ versus I_C



Figure 19. DC Current Gain



Figure 20. Output Capacitance



Figure 21. Output Current versus Input Voltage



Figure 22. Input Voltage versus Output Current

TYPICAL APPLICATIONS FOR NPN BRTs



Figure 23. Level Shifter: Connects 12 or 24 Volt Circuits to Logic



Figure 24. Open Collector Inverter: Inverts the Input Signal



Figure 25. Inexpensive, Unregulated Current Source

MINIMUM RECOMMENDED FOOTPRINTS FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



SOT–416/SC–75 POWER DISSIPATION

The power dissipation of the SOT–416/SC–75 is a function of the pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient; and the operating temperature, T_A. Using the values provided on the data sheet, P_D can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 200 milliwatts.

$$P_D = \frac{150°C - 25°C}{600°C/W} = 200 \text{ milliwatts}$$

The 600°C/W assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 200 milliwatts. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, a higher power dissipation can be achieved using the same footprint.

SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.
- The soldering temperature and time should not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient should be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. A solder stencil is required to screen the optimum amount of solder paste onto the footprint. The stencil is made of brass or stainless steel with a typical thickness of 0.008 inches. The stencil opening size for the surface mounted package should be the same as the pad size on the printed circuit board, i.e., a 1:1 registration.

TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating “profile” for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 26 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.



Figure 26. Typical Solder Heating Profile

PACKAGE DIMENSIONS

SC–75
(SOT–416)
CASE 463–01
ISSUE B



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	0.70	0.80	0.028	0.031
B	1.40	1.80	0.055	0.071
C	0.60	0.90	0.024	0.035
D	0.15	0.30	0.006	0.012
G	1.00 BSC		0.039 BSC	
H	—	0.10	—	0.004
J	0.10	0.25	0.004	0.010
K	1.45	1.75	0.057	0.069
L	0.10	0.20	0.004	0.008
S	0.50 BSC		0.020 BSC	

STYLE 1:
PIN 1. BASE
2. EMITTER
3. COLLECTOR

STYLE 2:
PIN 1. ANODE
2. N/C
3. CATHODE

STYLE 3:
PIN 1. ANODE
2. ANODE
3. CATHODE

STYLE 4:
PIN 1. CATHODE
2. CATHODE
3. ANODE

Thermal Clad is a trademark of the Bergquist Company

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support
German **Phone**: (+1) 303–308–7140 (M–F 1:00pm to 5:00pm Munich Time)
Email: ONlit–german@hibbertco.com
French **Phone**: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)
Email: ONlit–french@hibbertco.com
English **Phone**: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time)
Email: ONlit@hibbertco.com

EUROPEAN TOLL–FREE ACCESS*: 00–800–4422–3781
*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:
Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)
Email: ONlit–spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support
Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong & Singapore:
001–800–4422–3781
Email: ONlit–asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031
Phone: 81–3–5740–2745
Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local
Sales Representative.