### **Document Title**

SAMSUNG

256Kx8 bit Super Low Power and Low Voltage Full CMOS Static RAM

# **Revision History Revision No. History Draft Date** Remark 0.0 Initial draft June 16, 2003 Preliminary

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and pollics. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.

## **Preliminary** CMOS SRAM

#### 256Kx8 bit Super Low Power and Low Voltage Full CMOS Static RAM

#### **FEATURES**

- Process Technology: Full CMOS
- Organization: 256Kx8
- Power Supply Voltage: 2.7 ~ 3.6V
- Low Data Retention Voltage: 1.5V(Min)
- Three State Outputs
- Package Type: 32-TSOP1-0813.4F

#### **GENERAL DESCRIPTION**

The K6F2008T2E families are fabricated by SAMSUNG's advanced Full CMOS process technology. The families support industrial temperature ranges for user flexibility of system design. The families also supports low data retention voltage for battery back-up operation with low data retention current.


#### **PRODUCT FAMILY**

				Power Di	ssipation		
Product Family	Operating Temperature	Vcc Range	Speed(ns)	Standby (Isв1, Typ)	Operating (Icc1, Max)	PKG Type	
K6F2008T2E-F	Industrial(-40~85°C)	2.7~3.6V	55 <sup>1)</sup> /70ns	0.5μA <sup>2)</sup>	3mA	32-TSOP1-0813.4F	

1. The parameter is measured with 30pF test load.

2. Typical values are measured at Vcc=3.0V, TA=25°C and not 100% tested.

#### **PIN DESCRIPTION**



Name	Function	Name	Function
CS1, CS2	Chip Select Input	I/O1~I/O8	Data Inputs/Outputs
OE	Output Enable	Vcc	Power
WE	Write Enable Input	Vss	Ground
A0~A17	Address Inputs	DNU	Do Not Use

#### Clk gen. Precharge circuit. Memory array Row 1024 rows 256x8 columns select Data I/O Circuit I/O1 cont Column select 1/0 Data cont T Address CS1 Contro CS2 logic WE -> OF

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



#### FUNCTIONAL BLOCK DIAGRAM

#### **PRODUCT LIST**

Industrial Temperature Products(-40~85°C)					
Part Name Function					
K6F2008T2E-YF55 K6F2008T2E-YF70	32-sTSOP1-F, 55ns, 3.0V/3.3V, LL 32-sTSOP1-F, 70ns, 3.0V/3.3V, LL				

#### **FUNCTIONAL DESCRIPTION**

CS <sub>1</sub>	CS2	OE	WE	I/O	Mode	Power
н	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	Deselected	Standby
X <sup>1)</sup>	L	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	Deselected	Standby
L	Н	Н	Н	High-Z	Output Disable	Active
L	Н	L	Н	Dout	Read	Active
L	Н	X <sup>1)</sup>	L	Din	Write	Active

1. X means don't care (Must be high or low states)

#### ABSOLUTE MAXIMUM RATINGS<sup>1)</sup>

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin,Vout	-0.2 to Vcc+0.5V	V	
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 4.6V	V	
Power Dissipation	PD	1.0	W	
Storage temperature	Тѕтс	-65 to 150	°C	
Operating Temperature	ТА	-40 to 85	°C	K6F2008T2E-F

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



## **Preliminary** CMOS SRAM

#### **RECOMMENDED DC OPERATING CONDITIONS<sup>1)</sup>**

Item	Symbol	Min	Тур.	Max	Unit
Supply voltage	Vcc	2.7	3.0/3.3	3.6	V
Ground	Vss	0	0	0	V
Input high voltage	Vін	2.2	-	Vcc+0.2 <sup>2)</sup>	V
Input low voltage	VIL	-0.2 <sup>3)</sup>	-	0.6	V

Note:

1. Industrial Product: TA=-40 to  $85^{\circ}$ C, unless otherwise specified.

2. Overshoot: Vcc+2.0V in case of pulse width $\leq$ 20ns.

3. Undershoot: -2.0V in case of pulse width≤20ns.

4. Overshoot and undershoot are sampled, not 100% tested.

#### CAPACITANCE<sup>1)</sup> (f=1MHz, TA=25°C)

ltem	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	Vin=0V	-	8	pF
Input/Output capacitance	Сю	VIO=0V	-	10	pF

1. Capacitance is sampled, not 100% tested

#### DC AND OPERATING CHARACTERISTICS


Item	Symbol	Test Conditions	Min	<b>Typ</b> <sup>1)</sup>	Max	Unit
Input leakage current	L	VIN=Vss to Vcc	-1	-	1	μΑ
Output leakage current	Ilo	CS1=VIH or CS2=VIL or OE=VIH or WE=VIL, VIO=Vss to Vcc	-1	-	1	μΑ
Average operating current	ICC1	Cycle time=1µs, 100% duty, IIo=0mA, CS1≤0.2V, CS2≥Vcc-0.2V, VIN≤0.2V or VIN≥Vcc-0.2V	-	-	3	mA
Average operating current	ICC2	Cycle time=Min, 100% duty, IIo=0mA, CS1=VIL, CS2=VIH, VIN=VIL or VIH	-	-	35	mA
Output low voltage	Vol	IoL=2.1mA	-	-	0.4	V
Output high voltage	Vон	Іон =-1.0mA	2.4	-	-	V
Standby Current(CMOS)	ISB1	Other inputs=Vss to Vcc 1) CS1≥Vcc-0.2V, CS2≥Vcc-0.2V(CS1 controlled) or 2) 0V≤CS2≤0.2V CS2 controlled)	-	0.5	10	μΑ

1. Typical value are measured at Vcc=3.0V, Ta=25°C, and not 100% tested.



#### AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Test Input/Output Reference) Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage: 1.5V Output load (See right): CL=100pF+1TTL CL=30pF+1TTL



**Preliminary** CMOS SRAM

				Spee	d Bins		Units
	Parameter List	Symbol	55	ns <sup>1)</sup>	7	Ons	
			Min	Max	Min	Max	
	Read Cycle Time	tRC	55	-	70	-	ns
Deed	Address Access Time	tAA	-	55	-	70	ns
	Chip Select to Output	tco	-	55	-	70	ns
	Output Enable to Valid Output	tOE	-	25	-	35	ns
Read	Chip Select to Low-Z Output	tLZ	10	-	10	-	ns
	Output Enable to Low-Z Output	toLz	5	-	5	-	ns
	Chip Disable to High-Z Output	tHZ	0	20	0	25	ns
	Output Disable to High-Z Output	tohz	0	20	0	25	ns
	Output Hold from Address Change	tон	10	-	10	-	ns
	Write Cycle Time	twc	55	-	70	-	ns
	Chip Select to End of Write	tcw	45	-	60	-	ns
	Address Set-up Time	tAS	0	-	0	-	ns
	Address Valid to End of Write	taw	45	-	60	-	ns
Write	Write Pulse Width	twp	40	-	50	-	ns
Write	Write Recovery Time	twr	0	-	0	-	ns
	Write to Output High-Z	twnz	0	20	0	20	ns
	Data to Write Time Overlap	tDW	25	-	30	-	ns
	Data Hold from Write Time	tDH	0	-	0	-	ns
	End Write to Output Low-Z	tow	5	-	5	-	ns

#### AC CHARACTERISTICS(Vcc=2.7~3.6V, TA=-40 to 85°C)

1. The parameter is measured with 30pF test load.

#### DATA RETENTION CHARACTERISTICS


Item	Symbol	Test Condition	Min	Тур	Max	Unit
Vcc for data retention	Vdr	CS1≥Vcc-0.2V <sup>1)</sup>	1.5	-	3.6	V
Data retention current	Idr	Vcc=1.5V, CS1≥Vcc-0.2V <sup>1</sup> )	-	0.2 <sup>2)</sup>	2	μΑ
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ns
Recovery time	trdr		tRC	-	-	113

1. CS1≥Vcc-0.2V, CS2≥Vcc-0.2V(CS1 controlled) or CS2≤0.2V(CS2 controlled).

2. Typical values are measured at TA=25°C and not 100% tested.




#### TIMING DIAGRAMS



## TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, WE=VIH)

#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)



#### NOTES (READ CYCLE)


1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.




## **Preliminary** CMOS SRAM

#### TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)



#### TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)






#### twc Address +tAS(3)→ tWR(4) CS₁ -taw CS<sub>2</sub> tCW(2) tWP(1) WE tow **t**DH Data Valid Data in Data out - High-Z High-Z NOTES (WRITE CYCLE)

A write occurs during the overlap of a low CS1, a high CS2 and a low WE. A write begins at the latest transition among CS1 goes low, CS2 going high and WE going low : A write end at the earliest transition among CS1 going high, CS2 going low and WE going high, twp is measured from the begining of write to the end of write.
tew is measured from the CS1 going low or CS2 going high to the end of write.
tew is measured from the address valid to the beginning of write.
twp is measured from the end of write to the address change.

TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)

#### DATA RETENTION WAVE FORM





## **Preliminary** CMOS SRAM

Units: millimeters(inches)

#### **PACKAGE DIMENSIONS**

#### 32 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0813.4F)

