查询E53NA50供应商 捷多邦，专业PCB打样工厂，24小时加急出货

STE53NA50

N - CHANNEL ENHANCEMENT MODE FAST POWER MOS TRANSISTOR

TYPE	V_{DSS}	$R_{DS(on)}$	I_D
STE53NA50	500 V	< 0.085 Ω	53 A

- TYPICAL $R_{DS(on)}$ = 0.075 Ω
- HIGH CURRENT POWER MODULE
- AVALANCHE RUGGED TECHNOLOGY
- VERY LARGE SOA - LARGE PEAK POWER CAPABILITY
- EASY TO MOUNT
- SAME CURRENT CAPABILITY FOR THE TWO SOURCE TERMINALS
- EXTREMELY LOW Rth (Junction to case)
- VERY LOW INTERNAL PARASITIC INDUCTANCE
- ISOLATED PACKAGE UL RECOGNIZED



ISOTOP

APPLICATIONS

- SMPS & UPS
- MOTOR CONTROL
- WELDING EQUIPMENT
- OUTPUT STAGE FOR PWM, ULTRASONIC CIRCUITS

INTERNAL SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source Voltage (V_{GS} = 0)	500	V
V_{DGR}	Drain- gate Voltage (R_{GS} = 20 kΩ)	500	V
V_{GS}	Gate-source Voltage	± 30	V
I_D	Drain Current (continuous) at T_c = 25 °C	53	A
I_D	Drain Current (continuous) at T_c = 100 °C	33	A
I_{DM}(•)	Drain Current (pulsed)	212	A
P_{tot}	Total Dissipation at T_c = 25 °C	460	W
	Derating Factor	3.68	W/°C
T_{stg}	Storage Temperature	-55 to 150	°C
T_j	Max. Operating Junction Temperature	150	°C
V_{ISO}	Insulation Withhstand Voltage (AC-RMS)	2500	V

(•) Pulse width limited by safe operating area



THERMAL DATA

$R_{thj-case}$ R_{thc-h}	Thermal Resistance Junction-case Thermal Resistance Case-heatsink With Conductive Grease Applied	Max Max	0.27 0.05	^{o}C/W ^{o}C/W

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I_{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max, $\delta < 1\%$)	26	A
E_{AS}	Single Pulse Avalanche Energy (starting $T_j = 25\ ^{o}C$, $I_D = I_{AR}$, $V_{DD} = 50$ V)	1014	mJ

ELECTRICAL CHARACTERISTICS ($T_{case} = 25\ ^{o}C$ unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source Breakdown Voltage	$I_D = 1$ mA $V_{GS} = 0$	500			V
I_{DSS}	Zero Gate Voltage Drain Current ($V_{GS} = 0$)	V_{DS} = Max Rating V_{DS} = Max Rating $T_c = 125\ ^{o}C$			100 1000	μA μA
I_{GSS}	Gate-body Leakage Current ($V_{DS} = 0$)	$V_{GS} = \pm 30$ V			± 400	nA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 1$ mA	2.25	3	3.75	V
$R_{DS(on)}$	Static Drain-source On Resistance	$V_{GS} = 10V$ $I_D = 27$ A		0.075	0.085	Ω
$I_{D(on)}$	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $V_{GS} = 10$ V	53			A

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g_{fs} (*)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)MAX}$ $I_D = 27$ A	25			S
C_{iss} C_{oss} C_{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25$ V f = 1 MHz $V_{GS} = 0$		13 1500 450	16 2000 650	nF pF pF

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ t_r	Turn-on Time Rise Time	V_{DD} = 250 V I_D = 27 A R_G = 4.7 Ω V_{GS} = 10 V (see test circuit, figure 1)		57 92	80 130	ns ns
Q_g Q_{gs} Q_{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V_{DD} = 400 V I_D = 53 A V_{GS} = 10 V		470 54 219	658	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(Voff)}$ t_f t_c	Off-voltage Rise Time Fall Time Cross-over Time	V_{DD} = 400 V I_D = 53 A R_G = 4.7 Ω V_{GS} = 10 V (see test circuit, figure 3)		105 36 145	145 50 205	ns ns ns

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD} I_{SDM}(•)	Source-drain Current Source-drain Current (pulsed)				53 212	A A
V_{SD} (∗)	Forward On Voltage	I_{SD} = 53 A V_{GS} = 0			1.6	V
t_{rr} Q_{rr} I_{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I_{SD} = 53 A di/dt = 100 A/µs V_R = 100 V T_j = 150 °C (see test circuit, figure 3)		1000 31.5 63		ns µC A

(∗) Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %
(•) Pulse width limited by safe operating area

Safe Operating Area for



Thermal Impedance



Output Characteristics



Transfer Characteristics



Transconductance



Static Drain-source On Resistance



Gate Charge vs Gate-source Voltage



Capacitance Variations



Normalized Gate Threshold Voltage vs Temperature



Normalized On Resistance vs Temperature



Source-drain Diode Forward Characteristics



Fig. 1: Switching Times Test Circuits For Resistive Load



Fig. 2: Gate Charge test Circuit



Fig. 3: Test Circuit For Inductive Load Switching And Diode Recovery Times



ISOTOP MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	11.8		12.2	0.466		0.480
B	8.9		9.1	0.350		0.358
C	1.95		2.05	0.076		0.080
D	0.75		0.85	0.029		0.033
E	12.6		12.8	0.496		0.503
F	25.15		25.5	0.990		1.003
G	31.5		31.7	1.240		1.248
H	4			0.157		
J	4.1		4.3	0.161		0.169
K	14.9		15.1	0.586		0.594
L	30.1		30.3	1.185		1.193
M	37.8		38.2	1.488		1.503
N	4			0.157		
O	7.8		8.2	0.307		0.322



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.
SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectonics.

© 1998 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A