

Programmable analog compandor

NE/SA572

DESCRIPTION


The NE572 is a dual-channel, high-performance gain control circuit in which either channel may be used for dynamic range compression or expansion. Each channel has a full-wave rectifier to detect the average value of input signal, a linearized, temperature-compensated variable gain cell (ΔG) and a dynamic time constant buffer. The buffer permits independent control of dynamic attack and recovery time with minimum external components and improved low frequency gain control ripple distortion over previous compandors.

The NE572 is intended for noise reduction in high-performance audio systems. It can also be used in a wide range of communication systems and video recording applications.

FEATURES

- Independent control of attack and recovery time
- Improved low frequency gain control ripple
- Complementary gain compression and expansion with external op amp
- Wide dynamic range—greater than 110dB
- Temperature-compensated gain control
- Low distortion gain cell
- Low noise— $6\mu V$ typical
- Wide supply voltage range—6V-22V
- System level adjustable with external components

PIN CONFIGURATION



APPLICATIONS

- Dynamic noise reduction system
- Voltage control amplifier
- Stereo expander
- Automatic level control
- High-level limiter
- Low-level noise gate
- State variable filter

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
16-Pin Plastic Small Outline (SO)	0 to +70°C	NE572D	0005
16-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE572N	0406
16-Pin Plastic Small Outline (SO)	-40 to +85°C	SA572D	0005
16-Pin Ceramic Dual In-Line Package (Cerdip)	-40 to +85°C	SA572F	0582
16-Pin Plastic Dual In-Line Package (DIP)	-40 to +85°C	SA572N	0406

ABSOLUTE MAXIMUM RATINGS


SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	22	V _{DC}
T _A	Operating temperature range	0 to +70 -40 to +85	°C
P _D	Power dissipation	500	mW



Programmable analog compandor

NE/SA572

BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS

Standard test conditions (unless otherwise noted) $V_{CC}=15V$, $T_A=25^\circ C$; Expander mode (see Test Circuit). Input signals at unity gain level (0dB) = $100mV_{RMS}$ at 1kHz; $V_1 = V_2$; $R_2 = 3.3k\Omega$; $R_3 = 17.3k\Omega$.

SYMBOL	PARAMETER	TEST CONDITIONS	NE572			SA572			UNIT
			Min	Typ	Max	Min	Typ	Max	
V_{CC}	Supply voltage		6		22	6		22	V_{DC}
I_{CC}	Supply current	No signal			6			6.3	mA
V_R	Internal voltage reference		2.3	2.5	2.7	2.3	2.5	2.7	V_{DC}
THD	Total harmonic distortion (untrimmed)	1kHz $C_A=1.0\mu F$		0.2	1.0		0.2	1.0	%
THD	Total harmonic distortion (trimmed)	1kHz $C_R=10\mu F$		0.05			0.05		%
THD	Total harmonic distortion (trimmed)	100Hz		0.25			0.25		%
	No signal output noise	Input to V_1 and V_2 grounded (20–20kHz)		6	25		6	25	μV
	DC level shift (untrimmed)	Input change from no signal to $100mV_{RMS}$		± 20	± 50		± 20	± 50	mV
	Unity gain level		-1	0	+1	-1.5	0	+1.5	dB
	Large-signal distortion	$V_1=V_2=400mV$		0.7	3.0		0.7	3	%
	Tracking error (measured relative to value at unity gain)= [V_O-V_O (unity gain)]dB - V_2 dB	Rectifier input $V_2=+6dB$ $V_1=0dB$ $V_2=-30dB$ $V_1=0dB$		± 0.2 ± 0.5	-1.5 +0.8		± 0.2 ± 0.5	-2.5 +1.6	dB
	Channel crosstalk	200mV _{RMS} into channel A, measured output on channel B	60			60			dB
PSRR	Power supply rejection ratio	120Hz		70			70		dB

Programmable analog compandor

NE/SA572




Figure 2. Simplified Rectifier Schematic




Figure 3. Buffer Amplifier Schematic

Buffer Amplifier

In audio systems, it is desirable to have fast attack time and slow recovery time for a tone burst input. The fast attack time reduces transient channel overload but also causes low-frequency ripple distortion. The low-frequency ripple distortion can be improved with the slow recovery time. If different attack times are implemented in corresponding frequency spectrums in a split band audio system, high quality performance can be achieved. The buffer amplifier is designed to make this feature available with minimum external components. Referring to Figure 3, the rectifier output current is mirrored into the input and output of the unipolar buffer amplifier A3 through Q8, Q9 and Q10. Diodes D11 and D12 improve tracking accuracy and provide common-mode bias for A3. For a positive-going input signal, the buffer amplifier acts like a voltage-follower. Therefore, the output impedance of A3 makes the contribution of capacitor CR to attack time insignificant. Neglecting diode impedance, the gain Ga(t) for ΔG can be expressed as follows:

$$G_a(t) = (G_{a_{INT}} \quad G_{a_{FNL}} e^{-\frac{t}{\tau_A}} \quad G_{a_{FNL}})$$

Ga_{INT}=Initial Gain

Ga_{FNL}=Final Gain

$$\tau_A = R_A \cdot C_A = 10k \cdot C_A$$

where τ_A is the attack time constant and R_A is a 10k internal resistor. Diode D15 opens the feedback loop of A3 for a negative-going signal if the value of capacitor CR is larger than capacitor CA. The recovery time depends only on CR • R_R. If the diode impedance is assumed negligible, the dynamic gain G_R(t) for ΔG is expressed as follows.

$$G_R(t) = (G_{R_{INT}} \quad G_{R_{FNL}} e^{-\frac{t}{\tau_R}} \quad G_{R_{FNL}})$$

$$G_R(t) = (G_{R_{INT}} - G_{R_{FNL}}) e^{-\frac{t}{\tau_R}} + G_{R_{FNL}}$$

$$\tau_R = R_R \cdot C_R = 10k \cdot C_R$$

where τ_R is the recovery time constant and R_R is a 10k internal resistor. The gain control current is mirrored to the gain cell through Q14. The low level gain errors due to input bias current of A2 and A3 can be trimmed through the tracking trim pin into A3 with a current source of ±3μA.

Basic Expander

Figure 4 shows an application of the circuit as a simple expander. The gain expression of the system is given by

Programmable analog compandor

NE/SA572

$$\frac{V_{OUT}}{V_{IN}} = \frac{2}{I_1} \cdot \frac{R_3}{R_2} \cdot \frac{V_{IN(AVG)}}{R_1} \quad (5)$$

($I_1=140\mu A$)

Both the resistors R_1 and R_2 are tied to internal summing nodes. R_1 is a 6.8k internal resistor. The maximum input current into the gain cell can be as large as $140\mu A$. This corresponds to a voltage level of $140\mu A \cdot 6.8k=952mV$ peak. The input peak current into the rectifier is limited to $300\mu A$ by the internal bias system. Note that the value of R_1 can be increased to accommodate higher input level. R_2 and R_3 are external resistors. It is easy to adjust the ratio of R_3/R_2 for

desirable system voltage and current levels. A small R_2 results in higher gain control current and smaller static and dynamic tracking error. However, an impedance buffer A_1 may be necessary if the input is voltage drive with large source impedance.

The gain cell output current feeds the summing node of the external OPA A_2 . R_3 and A_2 convert the gain cell output current to the output voltage. In high-performance applications, A_2 has to be low-noise, high-speed and wide band so that the high-performance output of the gain cell will not be degraded. The non-inverting input of A_2 can be biased at the low noise internal

reference Pin 6 or 10. Resistor R_4 is used to bias up the output DC level of A_2 for maximum swing. The output DC level of A_2 is given by

$$V_{ODC} = V_{REF} \cdot 1 + \frac{R_3}{R_4} \cdot V_B \cdot \frac{R_3}{R_4} \quad (6)$$

V_B can be tied to a regulated power supply for a dual supply system and be grounded for a single supply system. CA sets the attack time constant and CR sets the recovery time constant. *5COL




Figure 4. Basic Expander Schematic

Programmable analog compandor

NE/SA572

Basic Compressor

Figure 5 shows the hook-up of the circuit as a compressor. The IC is put in the feedback loop of the OPA A₁. The system gain expression is as follows:

$$\frac{V_{OUT}}{V_{IN}} = \frac{I_1}{2} \frac{R_2 R_1}{R_3 V_{IN(AVG)}}^{\frac{1}{2}} \quad (7)$$

R_{DC1}, R_{DC2}, and CDC form a DC feedback for A₁. The output DC level of A₁ is given by

$$V_{ODC} = V_{REF} \left(1 + \frac{R_{DC1} R_{DC2}}{R_4} \right) \quad (8)$$

$$V_B = \frac{R_{DC1} R_{DC2}}{R_4}$$

The zener diodes D₁ and D₂ are used for channel overload protection.

Basic Compandor System

The above basic compressor and expandor can be applied to systems such as tape/disc noise reduction, digital audio, bucket brigade delay lines. Additional system design techniques such as bandlimiting, band splitting, pre-emphasis, de-emphasis and equalization are easy to incorporate. The IC is a versatile functional block to achieve a high performance audio system. Figure 6 shows the system level diagram for reference.




Figure 5. Basic Compressor Schematic

Programmable analog compandor

NE/SA572

