
INTEGRATED CIRCUITS



Product specification Supersedes data of 2003 Nov 06 2004 Sep 13



CONTENTS

1	FEATURES
2	GENERAL DESCRIPTION
3	ORDERING INFORMATION
4	QUICK REFERENCE DATA
5	BLOCK DIAGRAM
6	PINNING
7	FUNCTIONAL DESCRIPTION
7.1 7.2 7.3 7.4 7.5	Low-noise RF amplifier FM mixer VCO Crystal oscillator PLL tuning system
7.6 7.7	RF AGC IF filter
7.8	FM demodulator
7.9	Level voltage generator and analog-to-digital converter
7.10	IF counter
7.11	Soft mute
7.12	MPX decoder
7.13	Signal dependent mono to stereo blend
7.14	Signal dependent AF response
7.15	Software programmable ports
8	I ² C-BUS AND BUS-CONTROLLED FUNCTIONS
8.1	I ² C-bus specification
8.1.1	Data transfer
8.1.2	Power-on reset
8.2	I ² C-bus protocol
8.3	Writing data
8.4	Reading data

8.5 Bus timing

9	LIMITING VALUES
10	THERMAL CHARACTERISTICS
11	DC CHARACTERISTICS
12	AC CHARACTERISTICS
13	INTERNAL PIN CONFIGURATION
14	APPLICATION INFORMATION
15	PACKAGE OUTLINE
16	SOLDERING
16.1	Introduction to soldering surface mount packages
16.2	Reflow soldering
16.3	Wave soldering
16.4	Manual soldering
16.5	Suitability of surface mount IC packages for wave and reflow soldering methods
17	DATA SHEET STATUS
18	DEFINITIONS
19	DISCLAIMERS
20	PURCHASE OF PHILIPS I ² C COMPONENTS

1 FEATURES

- High sensitivity due to integrated low-noise RF input amplifier
- FM mixer for conversion to IF of the US/Europe (87.5 MHz to 108 MHz) and Japanese (76 MHz to 91 MHz) FM band
- Preset tuning to receive Japanese TV audio up to 108 MHz
- RF Automatic Gain Control (AGC) circuit
- LC tuner oscillator operating with low cost fixed chip inductors
- FM IF selectivity performed internally
- No external discriminator needed due to fully integrated FM demodulator
- Crystal reference frequency oscillator; the oscillator operates with a 32.768 kHz clock crystal or with a 13 MHz crystal and with an externally applied 6.5 MHz reference frequency
- PLL synthesizer tuning system
- I²C-bus
- 7-bit IF counter output via the I²C-bus
- 4-bit level information output via the I²C-bus
- Soft mute
- Signal dependent mono to stereo blend [Stereo Noise Cancelling (SNC)]
- Signal dependent High Cut Control (HCC)

3 ORDERING INFORMATION

	2	F
	3L	JS

- Soft mute, SNC and HCC can be switched off via the $\ensuremath{\mathsf{I}}^2\ensuremath{\mathsf{C}}\xspace$ -bus
- Adjustment-free stereo decoder
- Autonomous search tuning function
- Standby mode
- Two software programmable ports
- Bus enable line to switch the bus input and output lines into 3-state mode.

2 GENERAL DESCRIPTION

The TEA5768HL is a single-chip electronically tuned FM stereo radio for low-voltage applications with fully integrated IF selectivity and demodulation. The radio is completely adjustment-free and only requires a minimum of small and low cost external components. The radio can be tuned to the European, US and Japanese FM bands.

ТҮРЕ		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
TEA5768HL	LQFP32	plastic low profile quad flat package; 32 leads; body $7 \times 7 \times 1.4$ mm	SOT358-1

TEA5768HL

4 QUICK REFERENCE DATA


 $V_{CCA} = V_{CC(VCO)} = V_{CCD}.$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{CCA}	analog supply voltage		2.5	3.0	5.0	V
V _{CC(VCO)}	voltage controlled oscillator supply voltage		2.5	3.0	5.0	V
V _{CCD}	digital supply voltage		2.5	3.0	5.0	V
I _{CCA}	analog supply current	operating; V _{CCA} = 3 V	6.0	8.4	10.5	mA
		standby mode; V _{CCA} = 3 V	-	3	6	μA
I _{CC(VCO)}	voltage controlled oscillator operating; $V_{VCOTANK1} = V_{VCOTANK2} = 3 V$		560	750	940	μA
	supply current	standby mode; $V_{VCOTANK1} = V_{VCOTANK2} = 3 V$	-	1	2	μA
I _{CCD}	digital supply current	operating; V _{CCD} = 3 V	2.1	3.0	3.9	mA
		standby mode; V _{CCD} = 3 V				
		bus enable line HIGH	30	56	80	μA
		bus enable line LOW	11	19	26	μA
f _{FM(ant)}	FM input frequency		76	_	108	MHz
T _{amb}	ambient temperature	$V_{CCA} = V_{CC(VCO)} = V_{CCD} = 2.5 V \text{ to } 5 V$	-10	_	+75	°C
	system parameters; see Fig.5	,	•			
V _{RF}	RF sensitivity input voltage		_	2	3.5	μV
S ₋₂₀₀	LOW side 200 kHz selectivity	$\Delta f = -200 \text{ kHz}; f_{RF} = 76 \text{ MHz} \text{ to } 108 \text{ MHz};$ note 1	32	36	_	dB
S ₊₂₀₀	HIGH side 200 kHz selectivity	Δf = +200 kHz; f _{RF} = 76 MHz to 108 MHz; note 1	39	43	_	dB
V _{AFL} ; V _{AFR}	left and right audio frequency output voltage	V_{RF} = 1 mV; L = R; Δf = 22.5 kHz; f _{mod} = 1 kHz; de-emphasis = 75 µs	60	75	90	mV
(S+N)/N	maximum signal plus noise-to-noise ratio	V_{RF} = 1 mV; L = R; Δf = 22.5 kHz; f_{mod} = 1 kHz; de-emphasis = 75 µs; B_{AF} = 300 Hz to 15 kHz	54	60	_	dB
$\alpha_{cs(stereo)}$	stereo channel separation	$V_{RF} = 1 \text{ mV}; R = L = 0 \text{ or } R = 0 \text{ and } L = 1$ including 9 % pilot; $\Delta f = 75 \text{ kHz}; f_{mod} = 1 \text{ kHz};$ data byte 3 bit 3 = 0; data byte 4 bit 1 = 1	24	30	_	dB
THD	total harmonic distortion	V_{RF} = 1 mV; L = R; Δf = 75 kHz; f_{mod} = 1 kHz; de-emphasis = 75 μ s	-	0.4	1	%

Note

1. LOW side and HIGH side selectivity can be switched by changing the mixer from HIGH side to LOW side LO injection.

5 BLOCK DIAGRAM



I


TEA5768HL

TEA5768HL

6 PINNING

SYMBOL	PIN	DESCRIPTION
CPOUT	1	charge pump output of synthesizer PLL
VCOTANK1	2	voltage controlled oscillator tuned circuit output 1
VCOTANK2	3	voltage controlled oscillator tuned circuit output 2
V _{CC(VCO)}	4	voltage controlled oscillator supply voltage
DGND	5	digital ground
V _{CCD}	6	digital supply voltage
DATA	7	bus data line input/output
CLOCK	8	bus clock line input
BUSMODE	9	bus mode select input
BUSENABLE	10	bus enable input
SWPORT1	11	software programmable port 1
SWPORT2	12	software programmable port 2
XTAL1	13	crystal oscillator input 1
XTAL2	14	crystal oscillator input 2
PHASEFIL	15	phase detector loop filter
PILFIL	16	pilot detector low-pass filter
V _{AFL}	17	left audio frequency output voltage
V _{AFR}	18	right audio frequency output voltage
TMUTE	19	time constant for soft mute
MPXO	20	FM demodulator MPX signal output
V _{ref}	21	reference voltage
TIFC	22	time constant for IF centre adjust
LIMDEC1	23	decoupling IF limiter 1
LIMDEC2	24	decoupling IF limiter 2
I _{gain}	25	gain control current for IF filter
AGND	26	analog ground
V _{CCA}	27	analog supply voltage
RFI1	28	RF input 1
RFGND	29	RF ground
RFI2	30	RF input 2
TAGC	31	time constant RF AGC
LOOPSW	32	switch output of synthesizer PLL loop filter

TEA5768HL



7 FUNCTIONAL DESCRIPTION

7.1 Low-noise RF amplifier

The LNA input impedance together with the LC RF input circuit defines an FM band filter. The gain of the LNA is controlled by the RF AGC circuit.

7.2 FM mixer

The FM quadrature mixer converts the FM RF (76 MHz to 108 MHz) to an IF of 225 kHz.

7.3 VCO

The varactor tuned LC VCO provides the Local Oscillator (LO) signal for the FM quadrature mixer. The VCO frequency range is 150 MHz to 217 MHz.

7.4 Crystal oscillator

The crystal oscillator can operate with a 32.768 kHz clock crystal or a 13 MHz crystal. The temperature drift of standard 32.768 kHz clock crystals limits the operational temperature range from -10 °C to +60 °C.

The PLL synthesizer can be clocked externally with a 32.768 kHz, a 6.5 MHz or a 13 MHz signal via pin XTAL2.

The crystal oscillator generates the reference frequency for:

- The reference frequency divider for the synthesizer PLL
- The timing for the IF counter
- The free-running frequency adjustment of the stereo decoder VCO
- The centre frequency adjustment of the IF filters.

7.5 PLL tuning system

The PLL synthesizer tuning system is suitable to operate with a 32.768 kHz or a 13 MHz reference frequency generated by the crystal oscillator or applied to the IC from an external source. The synthesizer can also be clocked via pin XTAL2 at 6.5 MHz. The PLL tuning system can perform an autonomous search tuning function.

7.6 RF AGC

The RF AGC prevents overloading and limits the amount of intermodulation products created by strong adjacent channels.

7.7 IF filter

Fully integrated IF filter.

7.8 FM demodulator

The FM quadrature demodulator has an integrated resonator to perform the phase shift of the IF signal.

7.9 Level voltage generator and analog-to-digital converter

The FM IF analog level voltage is converted to 4 bits digital data and output via the l^2 C-bus.

7.10 IF counter

The IF counter outputs a 7-bit count result via the I²C-bus.

7.11 Soft mute

The low-pass filtered level voltage drives the soft mute attenuator at low RF input levels. The soft mute function can be switched off via the l²C-bus.

7.12 MPX decoder

The PLL stereo decoder is adjustment-free. The stereo decoder can be switched to mono via the l^2C -bus.

7.13 Signal dependent mono to stereo blend

With a decreasing RF input level the MPX decoder blends from stereo to mono to limit the output noise. The continuous mono to stereo blend can also be programmed via the I²C-bus to an RF level depending switched mono to stereo transition. Stereo Noise Cancelling (SNC) can be switched off via the I²C-bus.

7.14 Signal dependent AF response

The audio bandwidth will be reduced with a decreasing RF input level. This function can be switched off via the I^2C -bus.

7.15 Software programmable ports

Two software programmable ports (open-collector) can be addressed via the I^2C -bus.

The port 1 (pin SWPORT1) function can be changed with write data byte 4 bit 0 (see Table 13). Pin SWPORT1 is then output for the ready flag of read byte 1.

8 I²C-BUS AND BUS-CONTROLLED FUNCTIONS

8.1 I²C-bus specification

Information about the l^2 C-bus can be found in the brochure *"The l²C-bus and how to use it"* (order number 9398 393 40011).

The standard I^2C -bus specification is expanded by the following definitions.

IC address C0: 1100000.

Structure of the I²C-bus logic: slave transceiver.

Subaddresses are not used.

The maximum LOW-level input and the minimum HIGH-level input are specified to $0.2V_{CCD}$ and $0.45V_{CCD}$ respectively.

The pin BUSMODE must be connected to ground.

Before any READ or WRITE operation the pin BUSENABLE has to be HIGH for at least 10 $\mu s.$

Note: The bus operates at a maximum clock frequency of 400 kHz. It is not allowed to connect the IC to a bus operating at a higher clock rate.

8.1.1 DATA TRANSFER

Data sequence: address, byte 1, byte 2, byte 3, byte 4 and byte 5 (the data transfer has to be in this order). The LSB = 0 of the address indicates a WRITE operation to the TEA5768HL.

Bit 7 of each byte is considered as the MSB and has to be transferred as the first bit of the byte.

The data becomes valid bitwise at the appropriate falling edge of the clock. A STOP condition after any byte can shorten transmission times.

When writing to the transceiver by using the STOP condition before completion of the whole transfer:

- The remaining bytes will contain the old information
- If the transfer of a byte is not completed, the new bits will be used, but a new tuning cycle will not be started.

The IC can be switched into a low current standby mode with the standby bit; the bus is then still active. The standby current can be reduced by deactivating the bus interface (pin BUSENABLE LOW). If the bus interface is deactivated (pin BUSENABLE LOW) without the standby mode being programmed, the IC maintains normal operation, but is isolated from the bus lines.

TEA5768HL

The software programmable output (SWPORT1) can be programmed to operate as a tuning indicator output. As long as the IC has not completed a tuning action, pin SWPORT1 remains LOW. The pin becomes HIGH, when a preset or search tuning is completed or when a band limit is reached.

The reference frequency divider of the synthesizer PLL is changed when the MSB in byte 5 is set to logic 1. The tuning system can then be clocked via pin XTAL2 at 6.5 MHz.

8.1.2 POWER-ON RESET

At Power-on reset the mute is set, all other bits are set to LOW. To initialize the IC all bytes have to be transferred.

8.2 I²C-bus protocol

Table 1 Write mode

	S ⁽¹⁾	address (write)	A ⁽²⁾	data byte(s)	A ⁽²⁾	P ⁽³⁾
--	------------------	-----------------	------------------	--------------	------------------	------------------

Notes

- 1. S = START condition.
- 2. A = acknowledge.
- 3. P = STOP condition.

Table 2 Read mode

S ⁽¹⁾ address (read)	A ⁽²⁾	data byte 1
---------------------------------	------------------	-------------

Notes

- 1. S = START condition.
- 2. A = acknowledge.

Table 3 IC address byte

			IC ADDRESS				MODE
1	1	0	0	0	0	0	R/W ⁽¹⁾

Note

1. Read or write mode:

a) 0 = write operation to the TEA5768HL

b) 1 = read operation from the TEA5768HL.

TEA5768HL

8.3 Writing data

Table 4 Write mode

Brandbriel Brandbried Brandbried	DATA BYTE 1	DATA BYTE 2	DATA BYTE 3	DATA BYTE 4	DATA BYTE 5
	DAIA DITET		DAIA DI IE 3		DAIA DITE 5

Table 5 Format of 1st data byte

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
MUTE	SM	PLL13	PLL12	PLL11	PLL10	PLL9	PLL8

Table 6 Description of 1st data byte bits

BIT	SYMBOL	DESCRIPTION
7	MUTE	if MUTE = 1 then L and R audio are muted; if MUTE = 0 then L and R audio are not muted
6	SM	Search Mode: if SM = 1 then in search mode; if SM = 0 then not in search mode
5 to 0	PLL[13:8]	setting of synthesizer programmable counter for search or preset

Table 7Format of 2nd data byte

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
PLL7	PLL6	PLL5	PLL4	PLL3	PLL2	PLL1	PLL0

Table 8Description of 2nd data byte bits

BIT	SYMBOL	DESCRIPTION
7 to 0	PLL[7:0]	setting of synthesizer programmable counter for search or preset

Table 9Format of 3rd data byte

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
SUD	SSL1	SSL0	HLSI	MS	MR	ML	SWP1

Table 10 Description of 3rd data byte bits

BIT	SYMBOL	DESCRIPTION
7	SUD	Search Up/Down: if SUD = 1 then search up; if SUD = 0 then search down
6 and 5	SSL[1:0]	Search Stop Level: see Table 11
4	HLSI	HIGH/LOW Side Injection: if HLSI = 1 then HIGH side LO injection; if HLSI = 0 then LOW side LO injection
3	MS	Mono to Stereo: if MS = 1 then forced mono; if MS = 0 then stereo ON
2	MR	Mute Right: if $MR = 1$ then the right audio channel is muted and forced mono; if $MR = 0$ then the right audio channel is not muted
1	ML	Mute Left: if $ML = 1$ then the left audio channel is muted and forced mono; if $ML = 0$ then the left audio channel is not muted
0	SWP1	Software programmable port 1: if SWP1 = 1 then port 1 is HIGH; if SWP1 = 0 then port 1 is LOW

TEA5768HL

 Table 11
 Search stop level setting

SSL1	SSL0	SEARCH STOP LEVEL
0	0	not allowed in search mode
0	1	low; level ADC output = 5
1	0	mid; level ADC output = 7
1	1	high; level ADC output = 10

Table 12 Format of 4th data byte

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
SWP2	STBY	BL	XTAL	SMUTE	HCC	SNC	SI

Table 13 Description of 4th data byte bits

BIT	SYMBOL	DESCRIPTION
7	SWP2	Software programmable port 2: if SWP2 = 1 then port 2 is HIGH; if SWP2 = 0 then port 2 is LOW
6	STBY	Standby: if STBY = 1 then in standby mode; if STBY = 0 then not in standby mode
5	BL	Band Limits: if BL = 1 then Japanese FM band; if BL = 0 then US/Europe FM band
4	XTAL	if XTAL = 1 then f_{xtal} = 32.768 kHz; if XTAL = 0 then f_{xtal} = 13 MHz
3	SMUTE	Soft MUTE: if SMUTE = 1 then soft mute is ON; if SMUTE = 0 then soft mute is OFF
2	HCC	High Cut Control: if HCC = 1 then high cut control is ON; if HCC = 0 then high cut control is OFF
1	SNC	Stereo Noise Cancelling: if SNC = 1 then stereo noise cancelling is ON; if SNC = 0 then stereo noise cancelling is OFF
0	SI	Search Indicator: if SI = 1 then pin SWPORT1 is output for the ready flag; if SI = 0 then pin SWPORT1 is software programmable port 1

Table 14 Format of 5th data byte

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
PLLREF	DTC	_			—		—

Table 15 Description of 5th data byte bits

BIT	SYMBOL	DESCRIPTION
7	PLLREF	if PLLREF = 1 then the 6.5 MHz reference frequency for the PLL is enabled; if PLLREF = 0 then the 6.5 MHz reference frequency for the PLL is disabled
6	DTC	if DTC = 1 then the de-emphasis time constant is 75 μ s; if DTC = 0 then the de-emphasis time constant is 50 μ s
5 to 0	_	not used; position is don't care

TEA5768HL

8.4 Reading data

Table 16 Read mode

	DATA BYTE 1	DATA BYTE 2	DATA BYTE 3	DATA BYTE 4	DATA BYTE 5
--	-------------	-------------	-------------	-------------	-------------

Table 17 Format of 1st data byte

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
RF	BLF	PLL13	PLL12	PLL11	PLL10	PLL9	PLL8

Table 18 Description of 1st data byte bits

BIT	SYMBOL	DESCRIPTION
7	RF	Ready Flag: if $RF = 1$ then a station has been found or the band limit has been reached; if $RF = 0$ then no station has been found
6	BLF	Band Limit Flag: if BLF = 1 then the band limit has been reached; if BLF = 0 then the band limit has not been reached
5 to 0	PLL[13:8]	setting of synthesizer programmable counter after search or preset

Table 19 Format of 2nd data byte

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
PLL7	PLL6	PLL5	PLL4	PLL3	PLL2	PLL1	PLL0

Table 20 Description of 2nd data byte bits

BIT	SYMBOL	DESCRIPTION
7 to 0	PLL[7:0]	setting of synthesizer programmable counter after search or preset

Table 21 Format of 3rd data byte

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
STEREO	IF6	IF5	IF4	IF3	IF2	IF1	IF0

Table 22 Description of 3rd data byte bits

BIT	SYMBOL	DESCRIPTION
7	STEREO	Stereo indication: if STEREO = 1 then stereo reception; if STEREO = 0 then mono reception
6 to 0	PLL[13:8]	IF counter result

TEA5768HL

Table 23 Format of 4th data byte

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
LEV3	LEV2	LEV1	LEV0	CI3	CI2	CI1	0

Table 24 Description of 4th data byte bits

BIT	SYMBOL	DESCRIPTION
7 to 4	LEV[3:0]	level ADC output
3 to 1	CI[3:1]	Chip Identification: these bits have to be set to logic 0
0	—	this bit is internally set to logic 0

Table 25 Format of 5th data byte

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
0	0	0	0	0	0	0	0

Table 26 Description of 5th data byte bits

BIT	SYMBOL	DESCRIPTION
7 to 0	_	reserved for future extensions; these bits are internally set to logic 0

8.5 Bus timing

Table 27 Digital levels and timing

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Digital input	5				•
V _{IH}	HIGH-level input voltage		0.45V _{CCD}	-	V
V _{IL}	LOW-level input voltage		-	0.2V _{CCD}	V
Digital outpu	its				
I _{sink(L)}	LOW-level sink current		500	-	μA
V _{OL}	LOW-level output voltage	I _{OL} = 500 μA	_	450	mV
Timing (I ² C-k	ous enabled)				
f _{clk}	clock input frequency		-	400	kHz
t _{ніGH}	clock HIGH time		1	-	μs
t _{LOW}	clock LOW time		1	-	μs

TEA5768HL

9 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{VCOTANK1}	VCO tuned circuit output voltage 1		-0.3	+8	V
V _{VCOTANK2}	VCO tuned circuit output voltage 2		-0.3	+8	V
V _{CCD}	digital supply voltage		-0.3	+5	V
V _{CCA}	analog supply voltage		-0.3	+8	V
T _{stg}	storage temperature		-55	+150	°C
T _{amb}	ambient temperature		-10	+75	°C
V _{es}	electrostatic handling voltage				
	for all pins except pin DATA	note 1	-200	+200	V
		note 2	-2000	+2000	V
	for pin DATA	note 1	-150	+200	V
		note 2	-2000	+2000	V

Notes

- 1. Machine model (R = 0 Ω , C = 200 pF).
- 2. Human body model (R = 1.5 k Ω , C = 100 pF).

10 THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	in free air	80	K/W

TEA5768HL

11 DC CHARACTERISTICS

 $V_{CCA} = V_{VCOTANK1} = V_{VCOTANK2} = V_{CCD} = 2.7 \text{ V}; \text{ } T_{amb} = 25 \text{ }^{\circ}\text{C}; \text{ unless otherwise specified}.$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply volt	ages; note 1		1		4	
V _{CCA}	analog supply voltage		2.5	3.0	5.0	V
V _{CC(VCO)}	voltage controlled oscillator supply voltage		2.5	3.0	5.0	V
V _{CCD}	digital supply voltage		2.5	3.0	5.0	V
Supply cur	rents					
I _{CCA}	analog supply current	operating				
		$V_{CCA} = 3 V$	6.0	8.4	10.5	mA
		$V_{CCA} = 5 V$	6.2	8.6	10.7	mA
		standby mode				
		$V_{CCA} = 3 V$	-	3	6	μA
		$V_{CCA} = 5 V$	-	3.2	6.2	μA
I _{CC(VCO)}	voltage controlled oscillator supply current	operating				
		$V_{VCOTANK1} = V_{VCOTANK2} = 3 V$	560	750	940	μA
		$V_{VCOTANK1} = V_{VCOTANK2} = 5 V$	570	760	950	μA
		standby mode				
		$V_{VCOTANK1} = V_{VCOTANK2} = 3 V$	-	1	2	μA
		$V_{VCOTANK1} = V_{VCOTANK2} = 5 V$	-	1.2	2.2	μA
I _{CCD}	digital supply current	operating				
		$V_{CCD} = 3 V$	2.1	3.0	3.9	mA
		$V_{CCD} = 5 V$	2.25	3.15	4.05	mA
		standby mode; $V_{CCD} = 3 V$				
		bus enable line HIGH	30	56	80	μA
		bus enable line LOW	11	19	26	μA
		standby mode; $V_{CCD} = 5 V$				
		bus enable line HIGH	50	78	105	μA
		bus enable line LOW	20	33	45	μA

TEA5768HL

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DC operatir	ng points		I		1	
V _{CPOUT}	unloaded DC voltage		0.1	-	$V_{CC(VCO)} - 0.1$	V
V _{XTAL1}	-	data byte 4 bit 4 = 1	1.64	1.72	1.8	V
		data byte 4 bit $4 = 0$	1.68	1.75	1.82	V
V _{XTAL2}	-	data byte 4 bit 4 = 1	1.64	1.72	1.8	V
		data byte 4 bit $4 = 0$	1.68	1.75	1.82	V
VPHASEFIL	-		0.4	1.2	V _{CCA} - 0.4	V
V _{PILFIL}	-		0.65	0.9	1.3	V
V _{VAFL}	-	f _{RF} = 98 MHz; V _{RF} = 1 mV	720	850	940	mV
V _{VAFR}		f _{RF} = 98 MHz; V _{RF} = 1 mV	720	850	940	mV
V _{TMUTE}	-	$V_{RF} = 0 V$	1.5	1.65	1.8	V
V _{MPXO}		f _{RF} = 98 MHz; V _{RF} = 1 mV	680	815	950	mV
V _{Vref}	-		1.45	1.55	1.65	V
V _{TIFC}			1.34	1.44	1.54	V
V _{LIMDEC1}			1.86	1.98	2.1	V
V _{LIMDEC2}			1.86	1.98	2.1	V
V _{Igain}]		480	530	580	mV
V _{RFI1}	1		0.93	1.03	1.13	V
V _{RFI2}			0.93	1.03	1.13	V
V _{TAGC}		$V_{RF} = 0 V$	1	1.57	2	V

Note

1. $V_{CCA},\,V_{CC(VCO)}$ and V_{CCD} must not differ more than 200 mV.

TEA5768HL

12 AC CHARACTERISTICS

 $V_{CCA} = V_{VCOTANK1} = V_{VCOTANK2} = V_{CCD} = 2.7 \text{ V}; T_{amb} = 25 \text{ °C};$ measured in the circuit of Fig.5; all AC values are given in RMS; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Voltage co	ntrolled oscillator					
f _{osc}	oscillator frequency		150	-	217	MHz
Crystal oso	cillator					
	UT: PIN XTAL2					
V _{i(osc)}	oscillator input voltage	oscillator externally clocked	140	_	350	mV
R _i	input resistance	oscillator externally clocked				
		data byte 4 bit 4 = 0	2	3	4	kΩ
		data byte 4 bit 4 = 1	230	330	430	kΩ
Ci	input capacitance	oscillator externally clocked				
		data byte 4 bit 4 = 0	3.9	5.6	7.3	pF
		data byte 4 bit 4 = 1	5	6	7	pF
CRYSTAL: 32	2.768 kHz			L	1	
f _r	series resonance frequency	data byte 4 bit 4 = 1	-	32.768	_	kHz
$\Delta f/f_r$	frequency deviation		-20 × 10 ⁻⁶	_	+20 × 10 ⁻⁶	
C ₀	shunt capacitance		_	_	3.5	pF
R _S	series resistance		_	-	80	kΩ
∆f _r /f _{r(25 °C)}	temperature drift	−10 °C < T _{amb} < +60 °C	-50 × 10 ⁻⁶	_	+50 × 10 ⁻⁶	
CRYSTAL: 13	3 MHz					
f _r	series resonance frequency	data byte 4 bit 4 = 0	_	13	_	MHz
$\Delta f/f_r$	frequency deviation		-30×10^{-6}	_	+30 × 10 ⁻⁶	
C ₀	shunt capacitance		_	_	4.5	pF
C _{mot}	motional capacitance		1.5	_	3.0	fF
R _S	series resistance		_	_	100	Ω
∆f _r /f _{r(25 °C)}	temperature drift	–40 °C < T _{amb} < +85 °C	-30 × 10 ⁻⁶	-	+30 × 10 ⁻⁶	
Synthesize	r					
PROGRAMM	ABLE DIVIDER; note 1					
N _{prog}	programmable divider ratio	data byte 1 = XX111111;	_	_	8191	
prog	1 3	data byte 2 = 11111110				
		data byte 1 = XX010000; data byte 2 = 00000000	2048	_	_	
ΔN_{step}	programmable divider step size		-	1	_	
REFERENCE	FREQUENCY DIVIDER					
N _{ref}	crystal oscillator divider	data byte 4 bit 4 = 0	_	260	_	
	ratio	data byte 5 bit 7 = 1; data byte 4 bit 4 = 0	-	130	-	
		data byte 4 bit 4 = 1		1		

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
CHARGE PUN						
I _{sink}	charge pump peak sink current	$\begin{array}{l} 0.2 \ V < V_{CPOUT} \\ < V_{VCOTANK2} - 0.2 \ V; \\ f_{VCO} > f_{ref} \times N_{prog} \end{array}$	-	0.5	-	μΑ
I _{source}	charge pump peak source current	$\begin{array}{l} 0.2 \ V < V_{CPOUT} \\ < V_{VCOTANK2} - 0.2 \ V; \\ f_{VCO} < f_{ref} \times N_{prog} \end{array}$	-	-0.5	-	μΑ
IF counter						
V _{RF}	RF input voltage for correct IF count		-	12	18	μV
N _{IF}	IF counter length		_	7	-	bit
Nprecount	IF counter prescaler ratio		_	64	-	
T _{count(IF)}	IF counter period	f _{xtal} = 32.768 kHz	_	15.625	-	ms
		f _{xtal} = 13 MHz	_	15.754	-	ms
$\text{RES}_{\text{count(IF)}}$	IF counter resolution	f _{xtal} = 32.768 kHz	_	4.096	-	kHz
		f _{xtal} = 13 MHz	_	4.0625	-	kHz
IF _{count}	IF counter result for search	f _{xtal} = 32.768 kHz	31	_	3E	HEX
	tuning stop	f _{xtal} = 13 MHz	32	-	3D	HEX
Pins DATA,	CLOCK, BUSMODE and BU	SENABLE				
R _i	input resistance		10	-	-	MΩ
Software pr	ogrammable ports	•			•	
PIN SWPOR	.T1					
I _{sink(max)}	maximum sink current	data byte 3 bit $0 = 0$; data byte 4 bit $0 = 0$; V _{SWPORT1} < 0.5 V	500	-	_	μΑ
I _{leak(max)}	maximum leakage current	data byte 3 bit 0 = 1; V _{SWPORT1} < 5 V	-1	-	+1	μA
PIN SWPOR	T2	•			•	
I _{sink(max)}	maximum sink current	data byte 4 bit 7 = 0; $V_{SWPORT1} < 0.5 V$	500	-	_	μA
Ileak(max)	maximum leakage current	data byte 4 bit 7 = 1; V _{SWPORT1} < 5 V	-1	-	+1	μA
FM signal c	hannel		·	•		
FM RF INPU	Т					
R _i	input resistance at pins RFI1 and RFI2 to RFGND		75	100	125	Ω
C _i	input capacitance at pins RFI1 and RFI2 to RFGND		2.5	4	6	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{RF}	$ \begin{array}{ c c c c c } \mbox{RF sensitivity input voltage} & f_{RF} = 76 \mbox{ MHz to } 108 \mbox{ MI} \\ \Delta f = 22.5 \mbox{ kHz}; f_{mod} = 1 \\ (S+N)/N = 26 \mbox{ dB}; \\ \mbox{ de-emphasis = 75 } \mu s; \\ B_{AF} = 300 \mbox{ Hz to } 15 \mbox{ kHz} \end{array} $		-	2	3.5	μV
IP3 _{in}	in-band 3rd-order intercept point related to V _{RFI1-RFI2} (peak value)	$\Delta f_1 = 200 \text{ kHz}; \Delta f_2 = 400 \text{ kHz};$ $f_{tune} = 76 \text{ MHz} \text{ to } 108 \text{ MHz}$	81	84	-	dBμV
IP3 _{out}	out-band 3rd-order intercept point related to V _{RFI1-RFI2} (peak value)	$\Delta f_1 = 4 \text{ MHz}; \Delta f_2 = 8 \text{ Hz};$ $f_{tune} = 76 \text{ MHz} \text{ to } 108 \text{ MHz}$	82	85	-	dBμV
RF AGC		•		•	•	•
V _{RF1}	RF input voltage for start of AGC	$ \begin{vmatrix} f_{RF1} = 93 \text{ MHz}; f_{RF2} = 98 \text{ MHz}; \\ V_{RF2} = 50 \text{ dB}\mu\text{V}; \\ \left \frac{\Delta V_{\text{TMUTE}}}{V_{RF1}} \right < \frac{14 \text{ mV}}{3 \text{ dB}\mu\text{V}}; \text{ note } 2 $	66	72	78	dBμV
IF filter						
f _{IF}	IF filter centre frequency		215	225	235	kHz
B _{IF}	IF filter bandwidth		85	94	102	kHz
S ₊₂₀₀	HIGH side 200 kHz selectivity	Δf = +200 kHz; f_{tune} = 76 MHz to 108 MHz; note 3	39	43	-	dB
S ₋₂₀₀	LOW side 200 kHz selectivity		32	36	-	dB
S ₊₁₀₀	HIGH side 100 kHz selectivity	$ \Delta f = +100 \text{ kHz}; ftune = 76 \text{ MHz to 108 MHz}; note 3 $	8	12	-	dB
S ₋₁₀₀	LOW side 100 kHz selectivity		8	12	-	dB
IR	image rejection	f_{tune} = 76 MHz to 108 MHz; V _{RF} = 50 dBµV	24	30	-	dB
FM IF level	detector and mute voltage					
V _{RF}	RF input voltage for start of level ADC	read mode data byte 4 bit 4 = 1	2	3	5	μV
ΔV_{step}	level ADC step size		2	3	5	dB
PIN TMUTE						
V _{level}	level output DC voltage	$V_{RF} = 0 \ \mu V$	1.55	1.65	1.80	V
		$V_{RF} = 3 \mu V$	1.60	1.70	1.85	V
V _{level(slope)}	slope of level voltage	level voltage $V_{RF} = 10 \ \mu V$ to 500 μV		165	180	$\frac{mV}{20 dB}$
Ro	output resistance		280	400	520	kΩ

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
FM demodu	ulator: pin MPXO	Į	1			
V _{MPXO}	demodulator output voltage	$V_{RF} = 1 \text{ mV}; \text{ L} = \text{R};$ $\Delta f = 22.5 \text{ kHz}; f_{mod} = 1 \text{ kHz};$ de-emphasis = 75 µs; $B_{AF} = 300 \text{ Hz}$ to 15 kHz	60	75	90	mV
(S+N)/N	maximum signal plus noise-to-noise ratio	$V_{RF} = 1 \text{ mV}; \text{ L} = \text{R};$ $\Delta f = 22.5 \text{ kHz}; f_{mod} = 1 \text{ kHz};$ de-emphasis = 75 µs; $B_{AF} = 300 \text{ Hz}$ to 15 kHz	54	60	-	dB
THD	total harmonic distortion	$\label{eq:V_RF} \begin{array}{l} V_{RF} = 1 \mbox{ mV; } L = R; \Delta f = 75 \mbox{ kHz;} \\ f_{mod} = 1 \mbox{ kHz;} \\ de-emphasis = 75 \mu s \end{array}$	-	0.5	1.5	%
α _{AM}	AM suppression		40	-	_	dB
R _o	demodulator output resistance		-	-	500	Ω
l _{sink}	demodulator output sink current		-	_	30	μA
Soft mute			•			ŀ
V _{RF}	RF input voltage for soft mute start	$\alpha_{mute} = 3 \text{ dB}; \text{ data byte 4}$ bit 3 = 1	3	5	10	μV
α _{mute}	mute attenuation	$V_{RF} = 1 \ \mu$ V; L = R; Δ f = 22.5 kHz; f _{mod} = 1 kHz de-emphasis = 75 \ \mus; B _{AF} = 300 Hz to 15 kHz; data byte 4 bit 3 = 1	10	20	30	dB
MPX decod	ler					
V _{AFL} ; V _{AFR}	left and right audio frequency output voltage	V_{RF} = 1 mV; L = R; Δf = 22.5 kHz; f _{mod} = 1 kHz; de-emphasis = 75 µs	60	75	90	mV
R _{AFL} ; R _{AFR}	left and right audio frequency output resistance		-	_	50	Ω
l _{sink(AFL)} ; l _{sink(AFR)}	left and right audio frequency output sink current		170	-	-	μΑ
V _{MPXIN(max)}	input overdrive margin	THD < 3 %	4	_	-	dB
V _{AFL} /V _{AFR}	left and right audio frequency output voltage difference	$\label{eq:KF} \begin{array}{l} V_{RF} = 1 \mbox{ mV}; L = R; \Delta f = 75 \mbox{ kHz}; \\ f_{mod} = 1 \mbox{ kHz}; \\ de-emphasis = 75 \mu s \end{array}$	-1	-	+1	dB
α _{cs(stereo)}	stereo channel separation	$\label{eq:V_RF} \begin{array}{l} V_{RF} = 1 \text{ mV}; \text{ R} = L = 0 \text{ or } \text{ R} = 0 \\ \text{and } L = 1 \text{ including } 9 \ \% \text{ pilot}; \\ \Delta f = 75 \text{ kHz}; \ f_{mod} = 1 \text{ kHz}; \\ \text{data byte } 3 \text{ bit } 3 = 0; \\ \text{data byte } 4 \text{ bit } 1 = 1 \end{array}$	24	30	-	dB

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
(S+N)/N	maximum signal plus noise-to-noise ratio	$V_{RF} = 1 \text{ mV}; \text{ L} = \text{R};$ $\Delta f = 22.5 \text{ kHz}; f_{mod} = 1 \text{ kHz};$ de-emphasis = 75 µs; $B_{AF} = 300 \text{ Hz}$ to 15 kHz	54	60	-	dB
THD	total harmonic distortion	$V_{RF} = 1 \text{ mV}; L = R; \Delta f = 75 \text{ kHz};$ $f_{mod} = 1 \text{ kHz};$ de-emphasis = 75 µs	_	0.4	1	%
α_{pilot}	pilot suppression measured at pins $V_{\mbox{\scriptsize AFL}}$ and $V_{\mbox{\scriptsize AFR}}$	related to ∆f = 75 kHz; f _{mod} = 1 kHz; de-emphasis = 75 μs	40	50	-	dB
Δf_{pilot}	stereo pilot frequency deviation	V _{RF} = 1 mV; read mode; data byte 3				
		bit 7 = 1	-	3.6	5.8	kHz
		bit 7 = 0	1	3	-	kHz
$\frac{\Delta f_{pilot1}}{\Delta f_{pilot2}}$	pilot switch hysteresis	V _{RF} = 1 mV	2	-	-	dB
Нідн сит со	ONTROL					
TC _{de-em}	de-emphasis time constant	V _{RF} = 1 mV				
		data byte 5 bit 6 = 0	38	50	62	μs
		data byte 5 bit 6 = 1	57	75	93	μs
		$V_{RF} = 1 \ \mu V$				
		data byte 5 bit 6 = 0	114	150	186	μs
		data byte 5 bit 6 = 1	171	225	279	μs
MONO TO ST	EREO BLEND CONTROL					
α _{cs(stereo)}	stereo channel separation	$\label{eq:KF} \begin{array}{l} V_{RF}=45 \; \mu \text{V}; \; R=L=0 \; \text{or} \; R=0 \\ \text{and} \; L=1 \; \text{including} \; 9 \; \% \; \text{pilot}; \\ \Delta f=75 \; \text{kHz}; \; f_{mod}=1 \; \text{kHz}; \\ \text{data byte 3 bit } 3=0; \\ \text{data byte 4 bit } 1=1 \end{array}$	4	10	16	dB
MONO TO ST	EREO SWITCHED					
α _{cs(stereo)}	stereo channel separation switching from mono to stereo with increasing RF input level	$\label{eq:KF} \begin{array}{l} V_{RF} = 1 \mbox{ mV}; \ R = L = 0 \mbox{ or } R = 0 \\ \mbox{and } L = 1 \mbox{ including } 9 \ \% \mbox{ pilot}; \\ \Delta f = 75 \mbox{ kHz}; \ f_{mod} = 1 \mbox{ kHz}; \\ \mbox{data byte } 3 \mbox{ bit } 3 = 0; \\ \mbox{data byte } 4 \mbox{ bit } 1 = 0 \end{array}$	24	_	_	dB
α _{cs(stereo)}	stereo channel separation switching from stereo to mono with decreasing RF input level	$\label{eq:V_RF} \begin{array}{l} V_{RF} = 20 \; \mu V; \; R = L = 0 \; or \; R = 0 \\ \text{and } L = 1 \; \text{including } 9 \; \% \; \text{pilot}; \\ \Delta f = 75 \; \text{kHz}; \; f_{mod} = 1 \; \text{kHz}; \\ \text{data byte } 3 \; \text{bit } 3 = 0; \\ \text{data byte } 4 \; \text{bit } 1 = 0 \end{array}$	-	-	1	dB

TEA5768HL

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT			
BUS-DRIVEN	BUS-DRIVEN MUTE FUNCTIONS								
Tuning mute									
α _{mute}	V _{AFL} and V _{AFR} muting depth	data byte 1 bit 7 = 1	-	_	-60	dB			
$\alpha_{mute(L)}$	V _{AFL} muting depth	data byte 3 bit 1 = 1; f _{AF} = 1 kHz; R _{load(L)} < 30 kΩ	_	-	-80	dB			
$\alpha_{mute(R)}$	V _{AFR} muting depth	data byte 3 bit 2 = 1; f _{AF} = 1 kHz; R _{load(R)} < 30 kΩ	_	-	-80	dB			

Notes

1. Calculation of this 14-bit word can be done as follows:

formula for HIGH side injection: N =
$$\frac{4 \times (f_{RF} + f_{IF})}{f_{ref}}$$
; formula for LOW side injection: N = $\frac{4 \times (f_{RF} - f_{IF})}{f_{ref}}$

where:

N = decimal value of PLL word

 f_{RF} = the wanted tuning frequency [Hz]

 f_{IF} = the intermediate frequency [Hz] = 225 kHz

 f_{ref} = the reference frequency [Hz] = 32.768 kHz for the 32.768 kHz crystal; f_{ref} = 50 kHz for the 13 MHz crystal or when externally clocked with 6.5 MHz.


Example for receiving a channel at 100 MHz with HIGH side injection: N = $\frac{4 \times (100 \times 10^6 + 225 \times 10^3)}{32768}$ = 12234.


The PLL word becomes 2FCAH.

- 2. V_{RF} in Fig.5 is replaced by $V_{RF1} + V_{RF2}$. The radio is tuned to 98 MHz (HIGH side injection).
- 3. LOW side and HIGH side selectivity can be switched by changing the mixer from HIGH side to LOW side LO injection.

TEA5768HL

Low-power FM stereo radio for handheld applications






TEA5768HL

13 INTERNAL PIN CONFIGURATION

PIN	SYMBOL	EQUIVALENT CIRCUIT
1	CPOUT	1 270 Ω 1 MHC251
2	VCOTANK1	(2) (3)
3	VCOTANK2	
4	V _{CC(VCO)}	
5	DGND	
6	V _{CCD}	
7	DATA	
8	CLOCK	

PIN	SYMBOL	EQUIVALENT CIRCUIT
9	BUSMODE	270 Ω 9 5 MHC255
10	BUSENABLE	150 Ω 10 5 MHC256
11	SWPORT1	150 Ω (1) 5 MHC257
12	SWPORT2	150 Ω (12) (5) MHC258
13 14	XTAL1 XTAL2	
15	PHASEFIL	

PIN	SYMBOL	EQUIVALENT CIRCUIT
16	PILFIL	270 Ω 16 26 MHC261
17	V _{AFL}	
18	VAFR	
19	TMUTE	
20	MPXO	




TEA5768HL

PIN	SYMBOL	EQUIVALENT CIRCUIT
28	RFI1	
29	RFGND	
30	RFI2	28 30 29 MHC271
31	TAGC	(31) (31) (29) MHC272
32	LOOPSW	(4)

14 APPLICATION INFORMATION

 Table 28
 Component list for Figs 1 and 5


COMPONENT	PARAMETER	VALUE	TOLERANCE	TYPE	MANUFACTURER
R1	resistor with low temperature coefficient	18 kΩ	±1 %	RC12G	Philips
D1 and D2	varicap for VCO tuning	-	-	BB202	Philips
L1	RF band filter coil	120 nH	±2 %	Q _{min} = 40	
L2 and L3	VCO coil	33 nH	±2 %	$Q_{min} = 40$	
XTAL13	13 MHz crystal	_	_	NX4025GA	
C _{pull}	pulling capacitor for NX4025GA	10 pF	_		
XTAL32.768	32.768 kHz crystal	_	_		



I

TEA5768HL

15 PACKAGE OUTLINE



SOT358 -1

136E03

MS-026

 \square

03-02-25

16 SOLDERING

16.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

16.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 seconds and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 °C to 270 °C depending on solder paste material. The top-surface temperature of the packages should preferably be kept:

- below 225 °C (SnPb process) or below 245 °C (Pb-free process)
 - for all BGA, HTSSON..T and SSOP..T packages
 - for packages with a thickness \geq 2.5 mm
 - for packages with a thickness < 2.5 mm and a volume ≥ 350 mm³ so called thick/large packages.
- below 240 °C (SnPb process) or below 260 °C (Pb-free process) for packages with a thickness < 2.5 mm and a volume < 350 mm³ so called small/thin packages.

Moisture sensitivity precautions, as indicated on packing, must be respected at all times.

16.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems. To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

16.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 seconds to 5 seconds between 270 $^\circ C$ and 320 $^\circ C.$

TEA5768HL

16.5 Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE ⁽¹⁾	SOLDERING METHOD	
FACKAGE (*)	WAVE	REFLOW ⁽²⁾
BGA, HTSSONT ⁽³⁾ , LBGA, LFBGA, SQFP, SSOPT ⁽³⁾ , TFBGA, VFBGA, XSON	not suitable	suitable
DHVQFN, HBCC, HBGA, HLQFP, HSO, HSOP, HSQFP, HSSON, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽⁴⁾	suitable
PLCC ⁽⁵⁾ , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended ⁽⁵⁾⁽⁶⁾	suitable
SSOP, TSSOP, VSO, VSSOP	not recommended ⁽⁷⁾	suitable
CWQCCNL ⁽⁸⁾ , PMFP ⁽⁹⁾ , WQCCNL ⁽⁸⁾	not suitable	not suitable

Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These transparent plastic packages are extremely sensitive to reflow soldering conditions and must on no account be processed through more than one soldering cycle or subjected to infrared reflow soldering with peak temperature exceeding 217 °C ± 10 °C measured in the atmosphere of the reflow oven. The package body peak temperature must be kept as low as possible.
- 4. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 6. Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 7. Wave soldering is suitable for SSOP, TSSOP, VSO and VSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.
- 8. Image sensor packages in principle should not be soldered. They are mounted in sockets or delivered pre-mounted on flex foil. However, the image sensor package can be mounted by the client on a flex foil by using a hot bar soldering process. The appropriate soldering profile can be provided on request.
- 9. Hot bar soldering or manual soldering is suitable for PMFP packages.

TEA5768HL

17 DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾⁽³⁾	DEFINITION
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

18 DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

19 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Product specification

TEA5768HL

20 PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2004

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

R30/03/pp36

Date of release: 2004 Sep 13

Document order number: 9397 750 13529

SCA76

Let's make things better.





Philips Semiconductors