



QUAD, Parallel-Input, Voltage Output, 12-/10-Bit Digital-to-Analog Converter

AD5582/AD5583

FEATURES

- 12-Bit Linearity and Monotonic -40°C to $+125^{\circ}\text{C}$
- Single $+5\text{V}$ to $+12\text{V}$ or dual $\pm 5\text{V}$ supply
- Unipolar or Bipolar Operation
- Double Buffered Registers Enable Simultaneous Multi-Channels Update
- 4 Separate Rail-to-Rail Reference Inputs
- Parallel Interface
- Data Readback Capability
- $5\mu\text{s}$ Settling Time

APPLICATIONS

- Process Control Equipment
- Closed Loop Servo Control
- Data Acquisition Systems
- Digitally Controlled Calibration
- Motor Control
- Optical Network Control Loops

GENERAL DESCRIPTION

The AD5582/AD5583 family of quad, 12-/10-bit, voltage-output digital-to-analog converter is designed to operate from a single $+5$ to $+15$ volt or a dual $\pm 5\text{V}$ supply. Built using a CBCMOS process, this monolithic DAC offers the user low cost, and ease-of-use in single or dual-supply systems.

The applied external reference V_{REF} determines the full-scale output voltage. Valid V_{REF} values include $V_{\text{SS}} < V_{\text{REF}} < V_{\text{DD}}$ resulting in a wide selection of full scale outputs. For multiplying applications AC inputs can be as large as $|V_{\text{DD}} - V_{\text{SS}}|$. Two on-board precision trimmed resistors are available for 4-Quadrant configurations.

A doubled-buffered parallel interface offers 25Mbps data load rates. A common level-sensitive load-DAC strobe (LDAC) input allows simultaneous update of all DAC outputs from previously loaded Input Registers. An external asynchronous reset (\overline{RS}) forces all registers to the zero code state when $\text{MSB} = '0'$ or to midscale when $\text{MSB} = '1'$.

Both parts are offered in the same pin-out to allow users to select the amount of resolution appropriate for their application without circuit card redesign.

The AD5582/AD5583 are specified over the extended industrial (-40°C to $+125^{\circ}\text{C}$) temperature range. Packages available include thin 1.1 mm TSSOP-48 package.

FUNCTIONAL DIAGRAM





Figure 1 Using Onboard Offset resistors to generate a negative voltage REF

PRELIMINARY TECHNICAL DATA

AD5582/AD5583

ELECTRICAL CHARACTERISTICS at $V_{DD} = +5V$, $V_{SS} = -5V$, $V_L = +5V \pm 10\%$, $V_{REFH} = +2.5V$, $V_{REFL} = -2.5V$, $-40^\circ C < T_A < +125^\circ C$, unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE						
Resolution ¹	N	AD5582		12		Bits
Resolution ¹	N	AD5583		10		Bits
Relative Accuracy ²	INL			-1	+1	LSB
Differential Nonlinearity ²	DNL	Monotonic		-1		LSB
Zero-Scale Error	V _{ZSE}	Data = 000 _H			2	LSB
Full-Scale Voltage Error	V _{FSE}	Data = FFF _H			2	LSB
Full-Scale Tempco ³	TCVFS			10		ppm/ ^o C
REFERENCE INPUT						
V _{REFH} Input Range ⁴	V _{REFH}		V _{SS}	V _{DD}	V	
V _{REFL} Input Range ⁴	V _{REFL}		V _{SS}	V _{DD}	V	
Input Resistance ⁸	R _{REF}	Data = 555 _H	10		KΩ ⁵	
Input Capacitance ³	C _{REF}			80	pF	
REF Input Current	I _{REF}			500	μA	
REF Multiplying Bandwidth	BW _{REF}				Hz	
ANALOG OUTPUT						
Output Current	I _{OUT}	Data = 800 _H , ΔV _{OUT} = 4LSB			±2	mA
Capacitive Load ³	C _L	No Oscillation		500		pF
LOGIC INPUTS						
Logic Input Low Voltage	V _{IL}	V _L = 5V ± 10%			0.8	V
Logic Input High Voltage	V _{IH}	V _L = 5V ± 10%				V
Input Leakage Current	I _{IL}		2.4			μA
Input Capacitance ³	C _{IL}					pF
Output Voltage High	V _{OH}	I _{OH} = -0.8mA	2.4			V
Output Voltage Low	V _{OL}	I _{OL} = 1.6mA			0.4	V
AC CHARACTERISTICS						
Output Slew Rate	SR	Data = 000 _H to FFF _H to 000 _H		2		V/μs
Settling Time ⁷	t _S	To ±0.1% of Full Scale		5		μs
Shutdown Recovery	t _{SDR}					μs
DAC Glitch	Q	Code 7FF _H to 800 _H to 7FF _H		100		nVs
Digital Feed Through	V _{OUT} /t _{CS}	Data=800 _H , CS toggles at f=16MHz		5		nVs
Analog Crosstalk	V _{OUT} /V _{REF}	V _{REF} = 1.5V _{DC} + 1V _{P-P} , Data = 000 _H , f=100KHz		-80		dB
Output Noise	e _N			40		nV/√Hz
SUPPLY CHARACTERISTICS						
Positive Supply Current	I _{DD}	V _{IL} = 0V, No Load			3	mA
Negative Supply Current	I _{SS}	V _{IL} = 0V, No Load			3	mA
Power Dissipation	P _{DISS}	V _{IL} = 0V, No Load			30	mW
Power Supply Sensitivity	P _{SS}	ΔV _{DD} = ±5%		30		ppm/V

NOTES:

1. DAC Output Equation: $V_{OUT} = V_{REFL} + [(V_{REFH} - V_{REFL}) * \text{Code}/2^N]$, where Code = data loaded in corresponding DAC register A, B, C, D and N equals the DAC resolution AD5582 = 12, AD5583 = 10 bits. One LSB = VREF/4096V for the 12-bit AD5582.
2. The first two codes (000H, 001H) are excluded from the linearity error measurement in single supply operation.
3. These parameters are guaranteed by design and not subject to production testing.
4. When V_{REF} is connected to either the V_{DD} or the V_{SS} power supply the corresponding V_{OUT} voltage will program between ground and the supply voltage minus the offset voltage of the output buffer, which is the same as the V_{ZSE} error specification. See additional discussion in the operation section of the data sheet.
5. Typical specifications represent average readings measured at 25°C.
6. The settling time specification does not apply for negative going transitions within the last 3 LSBs of ground in single supply operation.

PRELIMINARY TECHNICAL DATA

AD5582/AD5583

ELECTRICAL CHARACTERISTICS at $V_{DD} = +15V$, $V_{SS} = 0V$, $V_L = +5V \pm 10\%$, $V_{REFH} = +10V$, $V_{REFL} = 0V$, $-40^\circ C < T_A < +125^\circ C$, unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE						
Resolution ¹	N	AD5582		12		Bits
Resolution ¹	N	AD5583		10		Bits
Relative Accuracy ²	INL			-1		LSB
Differential Nonlinearity ²	DNL	Monotonic		-1		LSB
Zero-Scale Error	V _{ZSE}	Data = 000 _H			2	LSB
Full-Scale Voltage Error	V _{FSE}	Data = FFF _H			2	LSB
Full-Scale Tempco ³	TCVFS			10		ppm/ ^o C
REFERENCE INPUT						
V _{REFH} Input Range ⁴	V _{REFH}		V _{SS}		V _{DD}	V
V _{REFL} Input Range ⁴	V _{REFL}		0		V _{DD}	V
Input Resistance ⁸	R _{REF}	Data = 555 _H		10		KΩ ⁵
Input Capacitance ³	C _{REF}				80	pF
REF Input Current	I _{REF}				500	μA
REF Multiplying Bandwidth	BW _{REF}					Hz
ANALOG OUTPUT						
Output Current	I _{OUT}	Data = 800 _H , ΔV _{OUT} = 4LSB			+5	mA
Capacitive Load ³	C _L	No Oscillation		500		pF
LOGIC INPUTS/OUTPUTS						
Logic Input Low Voltage	V _{IL}				0.8	V
Logic Input High Voltage	V _{IH}					V
Input Leakage Current	I _{IL}					μA
Input Capacitance ³	C _{IL}					pF
Output Voltage High	V _{OH}	I _{OH} = -0.8mA		2.4		V
Output Voltage Low	V _{OL}	I _{OL} = 1.6mA			0.4	V
AC CHARACTERISTICS						
Output Slew Rate	SR	Data = 000 _H to FFF _H to 000 _H			2	V/μs
Settling Time ⁷	t _S	To ±0.1% of Full Scale			5	μs
Shutdown Recovery	t _{SDR}					μs
DAC Glitch	Q	Code 7FF _H to 800 _H to 7FF _H			100	nVs
Digital Feed Through	V _{OUT} /t _{CS}	Data=800 _H , CS toggles at f=16MHz			5	nVs
Analog Crosstalk	V _{OUT} /V _{REF}	V _{REFH} = 2.5V _{DC} + 1Vp-p, Data = 000 _H , f=100KHz			-80	dB
Output Noise	e _N				40	nV/√Hz
SUPPLY CHARACTERISTICS						
Positive Supply Current	I _{DD}	V _{IL} = 0V, No Load			3	mA
Power Dissipation	P _{DISS}	V _{IL} = 0V, No Load			45	mW
Power Supply Sensitivity	PSS	ΔV _{DD} = ±5%		30		ppm/V

NOTES:

1. DAC Output Equation: $V_{OUT} = V_{REFL} + [(V_{REFH} - V_{REFL}) * \text{Code}/2^N]$, where Code = data loaded in corresponding DAC register A, B, C, D and N equals the DAC resolution AD5582 = 12, AD5583 = 10 bits. One LSB = V_{REF}/4096V for the 12-bit AD5582.
2. The first two codes (000H, 001H) are excluded from the linearity error measurement in single supply operation.
3. These parameters are guaranteed by design and not subject to production testing.
4. When V_{REF} is connected to either the V_{DD} or the V_{SS} power supply the corresponding V_{OUT} voltage will program between ground and the supply voltage minus the offset voltage of the output buffer, which is the same as the V_{ZSE} error specification. See additional discussion in the operation section of the data sheet.
5. Typical specifications represent average readings measured at 25°C.
6. The settling time specification does not apply for negative going transitions within the last 3 LSBs of ground in single supply operation.

PRELIMINARY TECHNICAL DATA

AD5582/AD5583

ELECTRICAL CHARACTERISTICS at $V_{DD} = +15V$, $V_{SS} = 0V$, $V_L = +5V \pm 10\%$, $V_{REFH} = +10V$, $V_{REFL} = 0V$, $-40^\circ C < T_A < +125^\circ C$, unless otherwise noted.

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
INTERFACE TIMING^{1,2}						
Clock Frequency	f_{CLK}				25	MHz
Chip Select Write Pulsewidth	t_{WCS}		30			ns
Write Setup	t_{WS}	$t_{WCS} = 50$ ns	0			ns
Write Hold	t_{WH}	$t_{WCS} = 50$ ns	0			ns
Address Setup	t_{AS}		0			ns
Address Hold	t_{AH}		0			ns
Load Setup	t_{LS}		70			ns
Load Hold	t_{LH}		30			ns
Write Data Setup	t_{WDS}	$t_{WCS} = 50$ ns	0			ns
Write Data Hold	t_{WDH}	$t_{WCS} = 50$ ns	0			ns
Load Data Pulsewidth	t_{LDW}		50			ns
Reset Pulsewidth	t_{RESET}		50			ns
Chip Select Read Pulsewidth	t_{RCS}		130			ns
Read Data Hold	t_{RDH}	$t_{RCS} = 130$ ns	0			ns
Read Data Setup	t_{RDS}	$t_{RCS} = 130$ ns	0			ns
Data to Hi Z	t_{DZ}	$C_L = 10pF$		100		ns
Chip Select to Data	t_{CSD}	$C_L = 100pF$		100		ns
Chip Select Repetitive Pulsewidth	t_{CSP}		10			ns
Load Setup in Double Buffer Mode	t_{LDS}		20			ns

NOTES:

1. All input control signals are specified with $t_R = t_F = 2$ ns (10% to 90% of +3V) and timed from a voltage level of 1.5V.
2. Typicals represent average readings measured at 25°C.

ABSOLUTE MAXIMUM RATINGS

V_{DD} to V_{SS}	-0.3V to +16.5V
V_{DD} to GND	-0.3V to 5.5V
V_{SS} to GND	+0.3V to -5.5V
V_{DD} to V_{REF+}	-0.3V to (V_{DD} - V_{SS})
V_{REF-} to V_{SS}	-0.3V to (V_{DD} - V_{SS})
V_{REFH} to V_{REFL}	-0.3V to (V_{DD} - V_{SS})
Logic Inputs to GND	$V_{SS} - 0.3V$, $V_{DD} + 0.3V$
V_{OUT} to GND	$V_{SS} - 0.3V$, $V_{DD} + 0.3V$
I_{OUT} Short Circuit to GND	
Thermal Resistance θ_{JA}		
TSSOP-48 Lead (RU-48)	xxx°C/W

Maximum Junction Temperature (T_J MAX) 150°C

Package Power Dissipation = $(T_J$ MAX - $T_A)/\theta_{JA}$

Operating Temperature Range -40°C to +125°C

Storage Temperature Range -65°C to +150°C

Lead Temperature:

RU-48 (Vapor Phase, 60 secs)..... xxx°C

RU-44 (Infrared, 15 secs)..... xxx°C

Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE:


MODEL	Resolution (Bits)	TEMP RANGE	Package Description	Package Option	Container Qty
AD5582YRU-REEL7	12	-40/+125°C	TSSOP-48	RU-48	
AD5583YRU-REEL7	10	-40/+125°C	TSSOP-48	RU-48	

The AD5582 contains xxx transistors. The die size measures 108 mil X 144 mil.

PRELIMINARY TECHNICAL DATA

AD5582/AD5583

PIN CONFIGURATION




Pin#	Name	Description
1	VRLA	Voltage Reference Low Input Terminal DAC A
2	VRHA	Voltage Reference High Input Terminal DAC A
3	VRLB	Voltage Reference Low Input Terminal DAC B
4	VRHB	Voltage Reference High Input Terminal DAC B
5	VDD	Positive Power Supply
6	VOA	DAC A Output
7	VOB	DAC B output
8	RA	End Tap Offset Resistor
9	RB	Center Tap Offset Resistor
10	RC	End Tap Offset Resistor
11	AGND	Analog Ground
12	VOC	Voltage Out DAC C
13	VOD	DAC D Output
14	VSS	Negative Power Supply
15	VRLC	Voltage Reference Low Input Terminal DAC C
16	VRHC	Voltage Reference High Input Terminal DAC C
17	VRLD	Voltage Reference Low Input Terminal DAC D
18	VRHD	Voltage Reference High Input Terminal DAC D
19	DGND	Digital Ground
20	DVDD	
21	LDAC	DAC Register Load, active low level sensitive
22	RS	Reset strobe
23	MSB	Reset Mode: MSB=0 Code = 000 _H , MSB=1 Code 800 _H
24	VL	Logic Supply Voltage
25	W/R	Write Read Mode select
26	CS	Chip Select, active low
27	DB0	Data Bit 0
28	DB1	Data Bit 1
29	DB2	Data Bit 2
30	DB3	Data Bit 3
31	DB4	Data Bit 4
32	DB5	Data Bit 5
33	DB6	Data Bit 6
34	DB7	Data Bit 7
35	DB8	Data Bit 8
36	DB9	Data Bit 9
37	DB10	Data Bit 10
38	DB11	Data Bit 11
39	A0	Address Input 0
40	A1	Address Input 1
41		
42		
43		
44		
45		
46		
47		
48		

NOTE: Pin Out not finalized!


Please contact Analog Devices Inc. for final version

PRELIMINARY TECHNICAL DATA

AD5582/AD5583




DATA OUTPUT (READ TIMING)




DATA WRITE (INPUT AND OUTPUT REGISTERS) TIMING

PRELIMINARY TECHNICAL DATA

AD5582/AD5583



SINGLE BUFFER MODE
(OUTPUT UPDATED INDIVIDUALLY)



DOUBLE BUFFER MODE
(OUTPUT UPDATED SIMULTANEOUSLY)

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future

PRELIMINARY TECHNICAL DATA

AD5582/AD5583

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)

48-Lead TSSOP (RU Suffix)

