



#### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-03 to +70	V
Input Voltage	Vin	-0.3 to +70	V
Operating Temperature Range EF6809E, EF68A09E, EF68B09E EF6809E, EF68A09E, EF68B09E, V suffix EF6809E, EF68A09E : M suffix	Тд	T <sub>L</sub> to T <sub>H</sub> 0 to +70 -40 to +85 -55 to +125	°C
Storage Temperature Range	Tstg	- 55 to + '50	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS or VCC)

(1)

(2)

(3)

### THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance		T	
Ceramic		50	
Cerdip	ØJA	60	°C/W
Plastic		100	
PLCC		100	
	DOWER O	ONCIDEDAT	10MC

#### POWER CONSIDERATIONS

The average chip-junction temperature, TJ, in °C can be obtained from:

 $T_J = T_A + (P_D \bullet \theta_{JA})$ 

Where:

TA = Ambient Temperature, °C

θJA≡Package Thermal Resistance, Junction-to-Ambient, °C/W

PD=PINT+PPORT

PINT=ICC × VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

For most applications PPORT PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

 $P_D = K + (T_1 + 273^{\circ}C)$ 

Solving equations 1 and 2 for K gives:

 $K = P_{D} \bullet (T_{A} + 273^{\circ}C) + \theta_{JA} \bullet P_{D}^{2}$ 

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring  $P_D$  (at equilibrium) for a known T<sub>A</sub>. Using this value of K the values of  $P_D$  and T<sub>J</sub> can be obtained by solving equations (1) and (2) iteratively for any value of T<sub>A</sub>.

#### DC ELECTRICAL CHARACTERISTICS ( $V_{CC}$ =5.0 V ±5%, $V_{SS}$ =0 Vdc, $T_A$ = $T_L$ to $T_H$ unless otherwise noted)

Characterist	ic	Symbol	Min	Түр	Max	Unit
Input High Voltage	Logic, Q, RESET E	ViH ViHR ViHC	V <sub>SS</sub> + 2.0 V <sub>SS</sub> + 4.0 V <sub>CC</sub> - 0.75	1 1	V <sub>CC</sub> V <sub>CC</sub> V <sub>CC</sub> +0.3	v
Input Low Voltage	Logic, RESET E Q	V <sub>IL</sub> V <sub>ILC</sub> VILO	V <sub>SS</sub> -0.3 V <sub>SS</sub> -0.3 V <sub>SS</sub> -0.3		V <sub>SS</sub> +0.8 V <sub>SS</sub> +0.4 V <sub>SS</sub> +0.6	v v v
Input Leakage Current (Vin = 0 to 5.25 V, V <sub>CC</sub> = max)	Logic, Q, RESET E	lin		_	2.5 100	μA
dc Output High Voltage ( $I_{LOad} = -205 \mu$ A, V <sub>CC</sub> = min) ( $I_{LOad} = -145 \mu$ A, V <sub>CC</sub> = min) ( $I_{LOad} = -100 \mu$ A, V <sub>CC</sub> = min)	D0-D7 A0-A15, R/W BA, BS, LIC, AVMA, BUSY	∨он	$V_{SS} + 2.4$ $V_{SS} + 2.4$ $V_{SS} + 2.4$		-	v
dc Output Low Voltage (ILoad = 2.0 mA, VCC = min)		Vol	-	-	V <sub>SS</sub> + 0.5	v
Internal Power Dissipation (Measured at TA =	= 0°C in Steady State Operation)	PINT	-	-	1.0	w
Capacitance ( $V_{III} = 0$ , $T_{AI} = 25$ °C, $f = 1.0$ MHz)	D0-D7, Logic Inputs, Q. RESET	C <sub>in</sub>		10 30	15 50	pF
	A0-A15, R/Ŵ, BA_BS, LIC, AVMA, BUSY	Cout	-	10	15	pF
Frequency of Operation (E and Q inputs)	E F6809 E E F68 A09 E E F68 B09 E	f	0.1 0.1 0.1	-	1.0 1.5 2.0	MHz
Hi-Z (Off Statel Input Current (V <sub>in</sub> = 0.4 to 2.4 V, V <sub>CC</sub> = max)	D0 D7 A0-A15 R+₩	<sup>1</sup> TSI	-	2.0 —	10 100	μA


\* Capacitances are periodically tested rather than 100% tested

Ident.			EFE	809E	E F68	A09E	E F6	BOSE	
Number	Characteristics	Symbol	Min	Max	Min	Max	Min Max		Unit
1	Cycle Time	1 <sub>CVC</sub>	10	10	0 667	10	05	10	μS
2	Pulse Width, E Low	PWEL	450	9500	295	9500	210	9500	ns
3	Pulse Width, E High	PWEH	450	9500	280	9500	220	9500	ns
4	Clock Rise and Fall Time	lr, tr	· ·	25		25	-	20	ns
5	Pulse Width, Q High	PWQH	450	9500	280	9500	220	9500	ns
7	Delay Time, E to Q Rise	1EQ1	200		130	-	100	-	ns
7A	Delay Time, Q High to E Rise	'EQ2	200		130	-	100	-	ns
7 <del>B</del>	Delay Time, E High to Q fall	1EQ3	200		130	-	100	-	٥s
7C	Delay Time, Q High to E Fall	1EQ4	200		130		100	-	ns
9	Address Hold Time	<sup>†</sup> AH	20	-	20	-	20	-	ns
11	Address Delay Time from E Low (BA, BS, R·W)	'AD		200	-	140	· · ·	110	ns
17	Read Data Setup Time	<sup>1</sup> DSR	80		60	-	40	_	ns
18	Read Data Hold Time	1DHR	10		10		10		ns
20	Data Delay Time from Q	1000		200		140		110	ns
21	Write Data Hold Time	1DHW	30		30		30		ns
29	Usable Access Time	1ACC	695		440		330		ns
30	Control Delay Time	1CD		300	-	250		200	ns
	Interrupts, HALT, RESET, and TSC Setup Time (Figures 6, 7, 8, 9, 12, and 13)	1PCS	200		140		110	-	ns
	TSC Drive to Valid Logic Level (Figure 13)	<sup>t</sup> TSV		210		150	. 1	120	ns
	TSC Release MOS Buffers to High (mpedance (Figure 13)	1TSR		200	-	140		110	ns
	TSC Hi-Z Delay Time (fiigure 13)	1TSD		120	-	85		80	ns
	Processor Control Rise and Fall Time (Figure 7)	tPCr- tPCf		100		100		100	ns

10 N 10

### BUS TIMING CHARACTERISTICS (See Notes 1, 2, 3, and 4)

FIGURE 1 - READ/WRITE DATA TO MEMORY OR PERIPHERALS TIMING DIAGRAM




NOTES: 1. Voltage levels shown are  $V_L \le 0.4$  V,  $V_H \ge 2.4$  V, unless otherwise specified 1. Voltage levels shown are  $V_L \le 0.4$  V, and 2.0 V, unless otherwise specified

2 Measurement points shown are 0.8 V and 2.0 V, unless otherwise specified


3 Hold time ( (9) ) for BA and BS is not specified


4 Usable access time is computed by 1-4+11 max - 17



\* internal Three-State Control

#### FIGURE 3 - BUS TIMING TEST LOAD





### PROGRAMMING MODEL

As shown in Figure 4, the EF6809E adds three registers to the set available in the EF6800. The added registers include a direct page register, the user stack pointer, and a second index register.


#### ACCUMULATORS (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D register, and is formed with the A register as the most significant byte.

#### DIRECT PAGE REGISTER (DP)

The direct page register of the EF6809E serves to enhance the direct addressing mode. The content of this register appears at the higher address outputs (A8-A15) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure 6800 compatibility, all bits of this register are cleared during processor reset.



#### FIGURE 4 - PROGRAMMING MODEL OF THE MICROPROCESSING UNIT

#### INDEX REGISTERS (X, Y)

The index registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented and decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

#### STACK POINTER (U, S)

The hardware stack pointer (S) is used automatically by the processor during subroutine calls and interrupts. The user stack pointer (U) is controlled exclusively by the programmer. This allows arguments to be passed to and from subroutines with ease. The U register is frequently used as a stack marker. Both stack pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support **Push** and **Pull** instructions. This allows the **EF6809E** to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

#### NOTE

The stack pointers of the EF6809E point to the top of the stack in contrast to the EF6800 stack pointer, which pointed to the next free location on stack.


#### PROGRAM COUNTER

The program counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used like an index register in some situations.

#### CONDITION CODE REGISTER

The condition code register defines the state of the processor at any given time. See Figure 4.

FIGURE 5 - CONDITION CODE REGISTER FORMAT



#### CONDITION CODE REGISTER DESCRIPTION

### BIT 0 (C)

Bit 0 is the carry flag and is usually the carry from the binary ALU, C is also used to represent a "borrow" from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

### BIT 1 (V)

Bit 1 is the overflow flag and is set to a one by an operation which causes a signed twos complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

#### 8IT 2 (Z)

Bit 2 is the zero flag and is set to a one if the result of the previous operation was identically zero.

### BIT 3 (N)

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative twos complement result will leave N set to a one.

#### 8IT 4 (I)

Bit 4 is the  $\overline{IRO}$  mask bit. The processor will not recognize interrupts from the  $\overline{IRO}$  line if this bit is set to a one.  $\overline{NMI},$  FIRO, IRO, RESET, and SWI all set I to a one. SWI2 and SWI3 do not affect I.

#### BIT 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

#### BIT 6 (F)

Bit 6 is the FIRQ mask bit. The processor will not recognize interrupts from the FIRQ line if this bit is a one  $\overline{NM}$ , FIRQ, SWI, and RESET all set F to a one  $\overline{IRQ}$ , SWI2, and SWI3 do not affect F.

#### BIT 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the condition code register represents past action.

### PIN DESCRIPTIONS

#### POWER (VSS, VCC)

Two pins are used to supply power to the part: VSS is ground or 0 volts, while VCC is  $\pm 5.0$  V  $\pm 5\%$ .

#### ADDRESS BUS (A0-A15)

Sixteen pins are used to output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address EFFF16,  $R/\overline{W}=1$ , and BS=0, this is a "dummy access" or  $\overline{VMA}$  cycle. All address bus drivers are made highimpedance when output bus available (BA) is high or when TSC is asserted. Each pin will drive one Schottky TTL load or four LSTTL loads and 90 pF.

#### DATA BUS (D0-D7)

These eight pins provide communication with the system bidirectional data bus. Each pin will drive one Schottky TTL load or four LSTTL loads and 130 pF.

#### READ/WRITE (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus. R/W is made high impedance when BA is high or when TSC is asserted.

#### RESET

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 6. The reset vectors are fetched from locations FFFE16 and FFFF16 :Table 1) when interrupt acknowledge is true,  $(\overline{BA} + BS = 1)$ During initial power on, the reset line should be held low until the clock input signals are fully operational

Because the EF6809E RESET pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the processor.

#### HALT

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the halt state. While halted, the MPU will not respond to external real-time requests (FIRO, IRO) although NMI or RESET will be latched for later response. During the halt state (DA+BS = 1) can be achieved by pulling HALT low while RESET is still low. See Figure 7.

#### BUS AVAILABLE, BUS STATUS (BA, BS)

The bus available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes low, a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.


The bus status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

MF	PU State	MPU State Definition		
BA	BS			
0	0	Normal (Running)		
0	1	Interrupt or Reset Acknowledge		
1	0	Sync Acknowledge		
1	1	Halt Acknowledge		

Interrupt Acknowledge is indicated during both cycles of a hardware vector fetch (RESET, NMI, FIRQ, IRQ, SWI), SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

#### TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

	Map For ocations	Interrupt Vector	
MS	LS	Description	
FFFE	FFFF	RESET	
FFFC	FFFD	NMI	
FFFA	FFFB	SWI	
FFF8	FFF9	IRQ	
FFF6	FFF7	FIRQ	
FFF4	FFF5	SWI2	
FFF2	FFF3	SWI3	
FFFO	FFF1	Reserved	
	1		






\* \* \* \* \* \* \* \*

A TRAFESS A TRAFES


The state of the s

FIGURE 6 - RESET TIMING

1-157



e



Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line

Halt Acknowledge is indicated when the EF6809E is in a halt condition

#### NON MASKABLE INTERRUPT (NMI)\*

A negative transition on this input requests that a nonmaskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program and also has a higher priority than FIAO, IRO, or software interrupts. During recognition of an NMI, the entire machine state is saved on the hardware stack. After reset, an NMI will not be recognized until the first program load of the hardware stack pointer (S). The pulse width of NMI low must be at least one E cycle. If the NMI input does not meet the minimum set up with respect to O, the interrupt will not be recognized until the next cycle. See Figure 8.

### FAST-INTERRUPT REQUEST (FIRQ)\*

A low level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard interrupt request ((RG)) and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

#### INTERRUPT REQUEST (IRQ)\*

A low level input on this pin will initiate an interrupt request sequence provided the mask bit (II) in the CC is clear. Since IRO stacks the entire machine state, it provides a slower response to interrupts than FIRO. IRO also has a lower priority than FIRO Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 8.

#### CLOCK INPUTS E, Q

E and Q are the clock signals required by the EF6809E. Q must lead E, that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU, t<sub>AD</sub> after the falling edge of E, and data will be latched from the bus by the falling edge of E. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires a high level above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Refer to **BUS TIMING CHARACTERISTICS** for E and Q and to Figure 10 which shows a simple clock generator for the EF6809E.

#### BUSY

BUSY will be high for the read and modify cycles of a read-modify-write instruction and during the access of the first byte of a double-byte operation (e.g., LDX, STD, ADDD). BUSY is also high during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect, etc.).

In a multiprocessor system, BUSY indicates the need to

defer the rearbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a "test-and-set" primitive, using any one of several read-modify-write instructions.

BUSY does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 11. Timing information is given in Figure 12. BUSY is valid t<sub>CD</sub> after the rising edge of Q.

#### AVMA

AVMA is the advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multiprocessor systems. AVMA is low when the MPU is in either a HALT or SYNC state. AVMA is valid t<sub>CD</sub> after the rising edge of Q.

#### LIC

LIC (last instruction cycle) is high during the last cycle of every instruction, and its transition from high to low will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be high when the MPU is halted at the end of an instruction (i.e., not in CWAI or RESET), in sync state, or while stacking during interrupts. LIC is valid tcp after the rising edge of Q.

#### TSC


TSC (three-state control) will cause MOS address, data, and  $R/\overline{W}$  buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA, and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).

While E is low, TSC controls the address buffers and R/ $\overline{W}$  directly. The data bus buffers during a write operation are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of E, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 13.


#### MPU OPERATION

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after RESET and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that after normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI, and SYNC. An interrupt or HALT input can also after the normal execution of instructions. Figure 14 is the flowchart for the EF6809E.


<sup>•</sup> NMI, FIRQ, and IRQ requests are sampled on the failing edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupts! will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and FIRQ do not remain low until completion of the current instruction, they may not be recognized. However, NMI is latched and need only remain low for one cycle. No interrupts are recognized or latched between the failing edge of RESET and the rising edge of BS indicating. RESET acknowledge. See RESET sequence in the MPU flowchart in Figure 14.




1-160









# FIGURE 11 -- READ-MODIFY-WRITE INSTRUCTION EXAMPLE (ASL EXTENDED INDIRECT)





2



e

FIGURE 14 -- FLOWCHART FOR EF6809E INSTRUCTIONS

1-164

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The EF6809E has the most complete set of addressing modes available on any microcomputer today. For example, the EF6809E has 59 basic instructions, however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the EF6809E :

Inherent (Includes Accumulator) Immediate Extended Extended Indirect Direct Register Indexed Zero-Offset Accomulator Offset Accumulator Offset Auto Increment/Decrement Indexed Indirect Relative Short/Long Relative Branching Program Counter Relative Addressing

#### INHERENT (INCLUDES ACCUMULATOR)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of inherent addressing are. ABX, DAA, SWI, ASRA, and CLRB.

#### IMMEDIATE ADDRESSING

In immediate addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately following the opcode of the instruction). The EF6809E uses both 8- and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate addressing are.

LDA	#\$20

LDX #\$F000

LDY #CAT

### NOTE

# signifies immediate addressing; \$ signifies hexadecimal value to the EF6809 assembler.

### EXTENDED ADDRESSING

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of extended addressing include:

- LDA CAT
- STX MOUSE
- LDD \$2000

#### EXTENDED INDIRECT

As a special case of indexed addressing (discussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the postbyte of an indexed instruction contain the address of the data

LDA	[CAT]
LDX	[\$FFFE]
STU	(DOG)

#### DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower eight bits of the address to be used. The upper eight bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on reset, direct addressing on the EF6809E is upward compatible with direct addressing. Some examples of direct addressing are

LDA where DP = \$00 LDB where DP = \$10 LDD <CAT

#### NOTE

< is an assembler directive which forces direct addressing.

#### REGISTER ADDRESSING

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

TER	X, Y	Transfers X into Y
EXG	А, В	Exchanges A with B
PSHS	А, В, Х, Ү	Push Y, X, B and A onto S stack
PULU	X, Y, D	Pull D, X, and Y from U stack

### INDEXED ADDRESSING

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode, as well as the pointer register to be used. Figure 15 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

### FIGURE 15 - INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS

	Post-Byte Register Bit					Indexed		
7	6	5	4	3	2	1	0	Addressing Mode
0	R	R	d	d	d	d	d	EA = ,R + 5 Bit Offset
1	R	R	0	0	0	0	0	,R+
1	R	R	i	0	0	0	1	,R++
T	R	R	0	0	0	1	0	, – R
ι	R	Ŕ	i	0	0	1	1	,R
1	R	R	i	0	1	0	0	EA = ,R +0 Offset
1	R	R	i	0	1	0	1	EA = ,R + ACCB Offset
1	R	R	i	0	1	1	0	EA = ,R + ACCA Offset
1	R	R	i	1	0	0	0	EA = ,R +8 Bit Offset
1	R	R	i	1	0	0	1	EA = ,R + 16 Bit Offset
1	R	R	i	1	0	1	1	EA = ,R +D Offset
1	×	×	í	1	1	0	0	EA = ,PC +8 Bit Offset
1	x	×	i	1	1	0	1	EA = ,PC + 16 Bit Offset
1	R	R	i	1	1	1	1	EA = (,Address)
	-	Ĩ	T	-				Addressing Mode Field
			L					Indirect Field
								(Sign Bit when b7 = 0)
							Register Field: RR	
	00 = X							
	x = Don't Care 01 = Y						• • •	
	d = Offset Bit 10 = U							
	= Not		ect					11 = S
1	1 = Indirect							

ZERO-OFFSET INDEXED — In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode. Examples are:

- LDD 0, X
- LDA ,S

CONSTANT OFFSET INDEXED – In this mode, twos complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

- Three sizes of offset are available:
  - 5-bit (-16 to +15)
  - 8-bit (-128 to +127)
  - 16-bit (-32768 to +32767)

The twos complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The twos complement 8-bit offset is contained in a single byte following the postbyte. The twos complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:

LDA	23,X
LDX	-2,S
LDY	300,X
LDU	CAT,Y

TABLE 2 -	INDEXED	ADDRESSING	MODE

			Non Indirect			Indirect			
Туре	Forms	Assembler Form	Postbyte Opcode	+~	+	Assembler Form	Postbyte Opcode	+~	1.
Constant Offset From R	No Offset	,R	1RR00100	0	0	[.R]	1RR10100	3	lo
(2s Complement Offsets)	5-Bit Offset	n, R	ORRnnnnn	1	0	defaults to 8-bit			
	8-Bit Offset	n, R	1RR01000	1	1	(n, R)	1RR11000	4	1
	16-Bit Offset	n, R	1RR01001	4	2	(n, R)	1RR11001	7	2
Accumulator Offset From R	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
(2s Complement Offsets)	B Register Offset	B, R	1RR00101	1	0	(B, R) .	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000	2	0	not allowed			
	Increment By 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	0
	Decrement By 1	, - R	1RR00010	2	0	not allowed			
	Decrement By 2	,R	1RR00011	3	0	(, R)	1RR10011	6	0
Constant Offset From PC	8-Bit Offset	n, PCR	1xx01100	1	1	[n, PCR]	1xx11100	4	11
(2s Complement Offsets)	16-Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16-Bit Address	-	-	-	-	[n]	10011111	5	2

R = X, Y, U or Sx = Don't Care

tand tindicate the number of additional cycles and bytes respectively for the particular indexing variation.

ACCUMULATOR-OFFSET INDEXED — This mode is similar to constant offset indexed except that the twos complement value in one of the accumulators (A, B, or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

LDA B, Y LDX D, Y

LEAX B, X

AUTO INCREMENT/DECREMENT INDEXED - In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used, it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or creating software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment, but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allows them to be used to create additional software stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA	, X +
STD	,Y++
LDB	, – Y
LDX	. – – S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0,X + + (X initialized to 0)

The desired result is to store a zero in locations \$0000 and \$0001, then increment X to point to \$0002. In reality, the following occurs:

0-+ temp	calculate the EA; temp is a holding register
X + 2 → X	perform auto increment
X -+ (temp)	do store operation

#### INDEXED INDIRECT

All of the indexing modes, with the exception of auto increment/decrement by one or a  $\pm$ 5-bit offset, may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

Before Execution A = XX (don't care) X = \$F000

\$0100	LDA [\$10,X]	EA is now \$F010
\$F010 \$F011	\$F1 \$50	\$F150 is now the new EA
\$F150	\$AA	

After Execution A = \$AA (actual data loaded) X = \$F000

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

LDA	(,X]
LDD	[10,S]
LDA	[B,Y]
LDD	[,X++]

#### RELATIVE ADDRESSING

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true, then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (one byte offset) and long (two bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address interpreted modulo 2<sup>16</sup>. Some examples of relative addressing are:

CAT DOG	BEQ BGT LBEQ LBGT	CAT DOG RAT RABBIT	(short) (short) (long) (long)
RAT	NOP		
RABBIT	NOP		

#### PROGRAM COUNTER RELATIVE

The PC can be used as the pointer register with 8- or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the program counter. Examples are:

LDA CAT, PCR

LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR]

LDU [DOG, PCR]

The instruction set of the EF6809E is similar to that of the EF6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.


Some of the new instructions are described in detail below.

#### PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register or set of registers with a single instruction.

### PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual push/pull sequence is fixed; each bit defines a unique register to push or pull, as shown below.



#### TFR/EXG

Within the EF6809E, any register may be transferred to or exchanged with another of like size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of postbyte define the source register, while bits 0-3 represent the destination register. These are denoted as follows:

Transfer/Exchange Postbyle					
Source Destination					
Register Field					
0000 = D (A:B) 1000 = A					
0001 = X 1001 = B					

0000 = D (A:B)	1000 = A
0001 = X	1001 = B
0010 = Y	1010 = CCR
0011 = U	1011 = DPR
0100 = S	

#### NOTE

All other combinations are undefined and INVALID.

#### LEAX/LEAY/LEAU/LEAS

010 0101 = PC

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data and tables in a position independent manner. For example:

	LEAX LBSR	MSG1, PCR PDATA (Print message routine)
	•	
	•	
MSG1	FCC	'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the auto increment and auto decrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

ŁEAa,b+ (any of the 16-bit pointer registers X, Y, U, or S may be substituted for a and b.)

	o, or o may be bebounded for a en
1. b -+ temp	(calculate the EA)
2. b+1-+ b	(modify b, postincrement)
3. temp→ a	(load a)

#### (calculate EA with predecrement) b − 1 → temp 2. b − 1 → b (modify b, predecrement) (load a)

temp - a

Instruction Operation		Comment
LEAX 10, X	X + 10 X	Adds 5-Bit Constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-Bit Constant 500 to X
LEAY A, Y	Y + A -+ Y	Adds 8-Bit A Accumulator to Y
LEAY D, Y	Y+D → Y	Adds 16-Bit D Accumulator to Y
LEAU - 10, U	U – 10 → U	Substracts 10 from U
LEAS - 10, S	S - 10 → S	Used to Reserve Area on Stack
LEAS 10, S	S + 10 → S	Used to 'Clean Up' Stack
LEAX 5, S	S+5 -+ X	Transfers As Well As Adds

-----

Auto increment-by-two and auto decrement-by-two instructions work similarly. Note that LEAX ,X + does not change X, however LEAX, - X does decrement X LEAX 1,X should be used to increment X by one.

#### MUL

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multipleprecision multiplications.

### LONG AND SHORT RELATIVE BRANCHES

The EF6809E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8- or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position independent code can be easily generated through the use of relative branching. Both short (8 bit) and long (16 bit) branches are available.

### SYNC

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRQ) with its mask bit (F or I) set, the processor will clear the sync state and continue processing by executing the next in-line instruction. Figure 16 depicts sync timing.

#### SOFTWARE INTERRUPTS

A software interrupt is an instruction which will cause an interrupt and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this E F6809E and are prioritized in the following order: SWI, SWI2, SWI3.

#### **16-BIT OPERATION**

The EF6809E has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes, and pulls.

#### CYCLE-BY-CYCLE OPERATION

The address bus cycle by-cycle performance chart (Figure 16) illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the EF6809E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flowchart.  $\overline{VMA}$  is an indication of FFFF16 on the address bus,  $R/\overline{W}=1$  and BS = 0. The following examples illustrate the use of the chart

	1: LBSR (B Execution	iranch Taken SP = F000	)
		•	
		•	
		•	
\$8000		LBSR	CAT
		•	
		•	
		•	
\$A000	CAT	•	

#### CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/₩	Description
1	8000	17	1	Opcode Fetch
2	8001	20	1	Offset High Byte
3	8002	00	1	Offset Low Byte
4	FFFF	•	1	VMA Cycle
5	FFFF	•	1	VMA Cycle
6	A000		1	Computed Branch Address
7	FFFF	*	1	VMA Cycle
8	EFFF	80	0	Stack High Order Byte of
				Return Address
9	EFFE	03	0	Stack Low Order Byte of
				Return Address

#### Example 2: DEC (Extended)

\$8000	DEC	\$A00Ò
\$A000	FCB	\$80

#### CYCLE-BY-CYCLE FLOW

Cycle #	Address	Data	R/W	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00		Operand Address, Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	•	1	VMA Cycle
7	FFFF	7F		Store the Decremented Data

The data bus has the data at that particular address.

### INSTRUCTION SET TABLES

The instructions of the EF6809E have been broken down into five different categories. They are as follows:

8-bit operation (Table 4)

16-bit operation (Table 5)

Index register/stack pointer instructions (Table 6) Relative branches (long or short) (Table 7)


Miscellaneous instructions (Table 8)


Hexadecimal values for the instructions are given in

Table 9.

### PROGRAMMING AID

Figure 18 contains a compilation of data that will assist you in programming the EF6809E.







- 2. If mask bits are clear, IRO and FIRO must be held low for three cycles to guarantee that interrupt will be taken, although only one cycle is necessary to bring the processor out of SYNC.
  - 3 Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted

5

### FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 1 of 9)



1-171






FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 3 of 9)

.....




FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 4 of 9)






FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 5 of 9)





1 - 4 - 1 - 1 - 1 - **1**

COMPANY NO.




\* The index register is incremented following the indexed access

ndex Register ndex Register + Offset Byte ndex Register + Offset High Byte Offset ow Byte
idex Register + A Register idex Register + B Register dex Register + D Register
dex Register * dex Register - 2
ogram Counter + Offset Byte ogram Counter + Offset High Byte-Offset w Byte

XXXX


Address High Byte Addres Low Byte



The index register is incremented following the indexed access

1-178

# FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 9 of 9)



Constant Offset from R No Offset 5-Bit Offset 8-Bit Offset 16-Bit Offset

Accumulator Offset from R A Register Offset B Register Offset D Register Offset

Auto Increment/Decrement R Increment by 1 Increment by 2 Decrement by 1 Decrement by 2

Constant Offset from PC 8-Bit Offset 16-Bit Offset

Direct

Extended

#### Immediate

The index register is incremented following the indexed access

#### Effective Address (EA)

Index Register Index Register Index Register + Post Byte Index Register + Post Byte High Post Byte Low

Index Register + A Register Index Register + B Register Index Register + D Register

Index Register Index Register Index Register - 1 Index Register - 2

Program Counter + Offset Byte Program Counter + Offset High Byte Offset Low Byte

Direct Page Register Address Low

Address High Address Low

NNNN + 1

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR. ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A × B D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TER B1 B2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP) nay be pushed to (pulled from) either stack with PSHS, PSHU (PUL

## TABLE 4 - 8-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

ļ

e

-

1.911.11.21

-

100

1.27

2

o W to Br

-

NOTE: A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

TABLE5 -	16-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS	

I ADEE V									
Mnemonic(s)	Operation								
ADDD	Add memory to D accumulator								
CMPD	Compare memory from D accumulator								
EXG D. R	Exchange D with X, Y, S, U or PC								
LDD	Load D accumulator from memory								
SEX	Sign Extend B accumulator into A accumulator								
STD	Store D accumulator to memory								
SUBD	Subtract memory from D accumulator								
TFR D, R	Transfer D to X, Y, S, U or PC								
TFR R, D	Transfer X, Y, S, U or PC to D								

NOTE: D may be pushed (pulled) to either stack with PSHS, PSHU (PULS,

PULU) instructions.

TABLE 6 - INDEX REGISTER/STACK POINTER INSTRUCTIONS

Instruction	Description							
CMPS, CMPU	Compare memory from stack pointer							
CMPX, CMPY	Compare memory from index register							
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC							
LEAS, LEAU	Load effective address into stack pointer							
LEAX, LEAY	Load effective address into index register							
LDS, LDU	Load stack pointer from memory							
LDX, LDY	Load index register from memory							
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack							
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack							
PULS	Pull A, B, CC, DP, D, X. Y, U or PC from hardware stack							
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from hardware stack							
STS, STU	Store stack pointer to memory							
STX, STY	Store index register to memory							
TER B1, B2	Transfer D. X. Y, S, U or PC to D. X. Y. S. U or PC							
ABX	Add B accumulator to X (unsigned)							

Instruction	Description
	SIMPLE BRANCHES
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCS	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
	SIGNED BRANCHES
BGT, LBGT	Branch if greater Isignedi
BVS, LBVS	Branch if invalid 2's complement result
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BLE, LBLE	Branch if less than or equal (signed)
BVC. LBVC	Branch if valid 2's complement result
BLT, LBLT	Branch if less than (signed)
	UNSIGNED BRANCHES
BHI, LBHI	Branch if higher (unsigned)
BCC, LBCC	Branch (f higher or same (unsigned)
BHS, LBHS	Branch (f higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BLS, LBLS	Branch if lower or same (unsigned)
BCS, LBCS	Branch if lower (unsigned)
BLO, LBLO	Branch if lower (unsigned)
	OTHER BRANCHES
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

### TABLE 7 - BRANCH INSTRUCTIONS

### TABLE 8 - MISCELLANEOUS INSTRUCTIONS

Instruction	Description
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt labsolute indirect!
SYNC	Synchronize with interrupt line

2

2 --

OP	Mnem	Mode	- 1	1	OP	Mnem	Mode	~	1	OP	Mnem	Mode	-	1
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	*	A A			31	LEAY	♠	4+	2+	61	•	i 🕈		ł
02	•				32	LEAS	1	4+	2+	62	•			
03	сом		6	2	33	LEAU	Indexed	4+	2+	63	COM		6+	2+
04	LSR		6	2	34	PSHS	Immed	5+	2	64	LSR		6+	2+
05	*		Ů	-	35	PULS	Immed	5+	2	65	•			
06	ROR		6	2	36	PSHU	Immed	5+	2	66	ROR		6+	2+
07	ASR		6	2	37	PULU	immed	5+	2	67	ASR		6+	2+
08	ASL, LSL		6	2	38	•	-			68	ASL, LSL		6+	2+
09	ROL		6	2	39	RTS	Inherent	5	11	69	ROL		6+	2+
0A	DEC		6	2	ЗA	ABX	1 🔺	3	1	6A	DEC		6+	2+
OB	* 1		- ·		3B	RTI		6/15		6B	•			
oc	INC	1 1	6	2	3C	CWAI	★	≥ 20	2	6C	INC		6+	2+
0D	TST	1	6	2	3D	MUL	Inheren	111	1	6D	TST		6+	2+
0E	JMP		3	2	ЗE	•	-			6E	JMP	♥	3+	2+
OF	CLR	Direct	6	2	3F	SWI	Inheren	19	1	6F	CLR	Indexed	6+	2+
UF	CLN	Cirect	Ľ_	<u> </u>			<u> </u>						+	
10	Page 2	_	-	-	40	NEGA	Inheren	ι 2	1	70	NEG	Extended	17	3
11	Page 3	_	_	_	41	•	▲		1	71	•	1 🖡		
12	NOP	Inherent	2	1	42	*				72	•			1
13	SYNC	Inheren		l i	43	COMA		2	1	73	COM		7	3
14	- STINC	in the rest	1		44	LSRA		2	1	74	LSR		7	3
15		1		1	45	•				75	•		1	1
16	LBRA	Relative	5	3	46	RORA		2	1	76	ROR		7	3
	LBSR	Relative		3	47	ASRA		2	1	77	ASR		7	3
17	+	- Relative		1	48	ASLA, LSLA		2	1	78	ASL, LSL		7	3
18 19	DAA	Inheren	2	1	49	BOLA		2	1	79	ROL		7	3
	ORCC	Immed		2	4A	DECA	1	2	1	7A	DEC		7	3
1A	*	i inimed	ľ	-	4B					78	•			
1B	ANDCC	Immed	3	2	4C	INCA		2	1	7C	INC		7	3
1C		Inheren			4D	TSTA		2	1	7D	TST		7	3
1D	SEX EXG	Immed	18	2	4E	•		ł		7E	JMP	↓	4	3
1E	TFR	Immed	1	2	4F	CLRA	Inherer	1 2	1	7F	CLR	Extende	5 7	3
1F	1 FR	Intinted	Ľ	· · · ·						-		+	+	+
~~	BRA	Relative	3	2	50	NEGB	Inherer	1 2	1	80	SUBA	Immed	2	2
20	BRN	neidlivi	3	2	51	+				81	CMPA		2	2
21	BHI	1 T	3	2	52	•				82	SBCA	1	2	2
22			3	2	53	сомв	1	2	1	83	SUBD		4	3
23	BLS		3	2	54	LSRB		2	11	84	ANDA		2	2
24	BHS, BCC	1	3	2	55	+				85	BITA		2	2
25	BLO, BCS		3	2	56	RORB		2	11	86	LDA		2	2
26	BNE		3	2	57	ASRB		2	11	87	•		l	
27	BEQ		3		58	ASLB, LSLB		2	1	88	EORA		2	2
28	BVC	1 1	3	2	59	ROLB		2	1	89	ADCA		2	2
29	BVS		3	2	5A	DECB		2	1	8A	ORA		2	2
2A	BPL	1	3	2	5B	*		1		8B	ADDA	↓	2	2
2B	BMI		3	2	5C	INCB		2	11	8C	CMPX	Immed	4	3
2C	BGE	1	3	2	5D	TSTB		2	- Li	8D	BSR	Relative	9 7	2
2D	BLT			2	50 5E	*		1		8E	LDX	Immed		3
2E	BGT	1	e 3	2	5E	CLRB	Inhere		1	8F	*	1		
2F	BLE	Relativ	e   3	14		1 Still	1	···   ~	1.	1		1		_

# TABLE 9 -- HEXADECIMAL VALUES OF MACHINE CODES

ļ

4 N N

e

.

1.91.1.25

-

A CONTRACTOR OF A CONTRACTOR A

-

LEGEND:

Number of MPU cycles (less possible push pull or indexed-mode cycles)
 Number of program bytes
 Denotes unused opcode

OP	Mnem	Mo		-	1	OP	Mnem	Mode	~	1	OP	Mnem	Mode	-	1
90	SUBA	Dire	юt	4	2	CO	SUBB	Immed	2	2					
91	CMPA	1 1		4	2	C1	СМРВ		2	2		Page 2	and 3 Machine	•	
92	SBCA			4 6	2	C2	SBCB		2	2			Codes		
93 94	SUBD ANDA			4	2	C3	ADDD		4	3					
94 95	BITA			4	2	C4	ANDB		2	2	1021	LBAN	Relative	5	4
96	LDA			4	2	C5	BITB	Immed	2	2	1022	LBHI	↑	5(6)	4
97	STA			4	2	C6 C7	LDB	Immed	2	2	1023	LBLS		5(6)	4
8	EORA	1		4	2	C7 C8	EORB	1 î	2	2	1024 1025	LBHS, LBCC LBCS, LBLO		5(6) 5(6)	4
99	ADCA	1		4	2	C9	ADCB		2	2	1025	LBCS, LBLO		5(6)	4
9A	ORA	1		4	2	CA	ORB		2	2	1027	LBEQ		5(6)	4
9B	ADDA	1		4	2	СВ	ADDB		2	2	1028	LBVC		5(6)	4
9C	CMPX			6	2	cc	LDD		3	3	1029	LBVS		5(6)	4
9D	JSR			7	2	CD	•		1		102A	LBPL		5(6)	4
96	LDX		1	5	2	CE	LDU	Immed	3	3	102B	LBMI		5(6)	4
9F	STX	Dire	IC1	5	2	CF	•				102C	LBGE		5(6)	4
<u>^</u>	SUBA	Indo	ad.	4+	2+	DO	SUBB	Direct	4	2	102D	LBLT		5(6)	4
A0 A1	CMPA	Inde	keu	4+	2+2+	DI	CMPB		4	2	102E	LBGT	_ ♥	5(6)	4
A2	SBCA	1		4+	2+	D2	SBCB		4	2	102F	LBLE	Relative	5(6)	4
A3	SUBD			6+	2+	D3	ADDD		6	2	103F 1083	SWI2 CMPD	Inherent	20	2
A4	ANDA			4+	2+	D4	ANDB		4	2	1083 108C	CMPD	Immed	5 5	4
A5	BITA			4+	2+	D5	BITB		4	2	108C	LDY	Immed	4	4
A6	LDA			4+	2 +	D6	LDB		4	2	1093	CMPD	Direct	7	3
A7	STA			4+	2 +	D7	STB		4	2	1090	CMPY		7	3
48	EORA			4 +	2 +	D8	EORB		4	2	109E	LDY	I I	6	3
A9	ADCA			4+	2+	D9 DA	ADCB ORB		4	2	109F	STY	Direct	6	3
٩A	ORA			4+	2 +	DB	ADDB		4	2	10A3	CMPD	indexed	7+	3-
٩B	ADDA	i		4+	2+	DC	LDD		5	2	10AC	CMPY	♠	7+	3+
AC	CMPX			6+	2+		STD		5	2	10AE	LDY	★	6+	3+
AD	JSR			7+ 5+	2+ 2+	DE	LDU		5	2	10AF	STY	Indexed	6+	3+
AE AF	LDX STX	Index	l ad	5+	2+	DF	STU	Direct	5	2	1083	CMPD	Extended	8	4
AF	51X	index	kea	5+	2+		0.100		4+	2+	10BC	CMPY	↑	8	4
во	SUBA	Exten	hoh	5	3	E0 E1	SUBB CMPB	indexed	4+	2+	10BE	LDY	♥	7 7	4
B1	СМРА		060	5	3	E2	SBCB	ΙT	4+	2+	108F 10CE	STY LDS	Extended immed	4	4
B2	SBCA	1 1		5	3	E3	ADDD		6+	2+	10DE	LDS	Direct	6	3
B3	SUBD			7	3	E4	ANDB		4+	2+	10DF	STS	Direct	6	3
B4	ANDA			5	3	E5	BITB		4+	2+	10EE	LDS	Indexed	6+	3+
B5	BITA			5	3	E6	LDB		4+	2+	10EF	STS	Indexed	6+	3+
B6	LDA			5	3	E7	STB		4+	2+	10FE	LDS	Extended	7	4
87	STA			5	3	E8	EORB		4+	2+	10FF	STS	Extended	7	4
88	EORA			5	3	E9	ADCB		4+	2+	113F	SWI3	Inherent	20	2
39	ADCA			5	3	EA	ORB		4+	2+	1183	CMPU	Immed	5	4
BA	ORA			5	3 3	EB	ADDB		4+	2+	118C	CMPS	Immed	5	4
88 8C	ADDA CMPX			5 7	3	EC	LDD		5+	2+	1193	CMPU	Direct	7	3
3C 3D	JSR			8	3	ED	STD		5+ 5+	2+	119C	CMPS	Direct	7	3
BE	LDX		,	6	3	EE EF	LDU STU	Indexed	5+	2+ 2+	11A3	CMPU	Indexed	7+	3+
BF	STX	Exten	ded		3			+			11AC 11B3	CMPS CMPU	Indexed	7+	3+
	<u></u>			Ľ.	Ľ	FO	SUBB	Extended		3	11B3 11BC	CMPU	Extended Extended	8 8	4
						F1	CMPB	♠	5	3	, BC	CIVIES	CATENDED	°	4
						F2	SBCB		5	3					
						F3	ADDD		7	3					
						F4	ANDB		5	3					
						F5	BITB		5	3					
						F6	LDB		5	3					
NOTE: All unused opcodes are both undefined				F7	STB		5	3							
			lefined	F8	EORB		5 5	3							
	and illegal					F9 FA	ADCB ORB		5	3				[	
						FA FB	ADDB	Extended		3					
						FC									
						FC FD	LDD STD	Extended		3					
						FC FD FE	LDD STD LDU	Extended	6 6	3					

### TABLE 9 - HEXADECIMAL VALUES OF MACHINE CODES (CONTINUED)

2

-

1.4 - 1 - 2 -

-

-

· · · · - - =

1-183

-----

------

### FIGURE 18 - PROGRAMMING AID

		г—					Ad	dress	ng M	lodes								Π			T	1
		im	nedi	ate		Direct		In	dexe	d		tend			here			5	3	2	1	0
Instruction	Forms	Ōp	-	1	Ор	~	1	Op	-	1	Op	~	1	Op	~	1	Description	н.	Ν.	2 •	v •	C.
ABX														3A	3	1	B + X - X (Unsigned)	+ +	_		_	
ADC	ADCA	89	2	2	99	4	2	A9	4+	2+	B9	5	3				A + M + C - A B + M + C - B		1	1	1	Ŧ
	ADCB	C9	2	2	D9	4	2	E9	4+	2+	F9	5	3				A + M - A	t i l	1	÷		÷.
ADD	ADDA	88	2	2	98 DB	4	2	AB EB	4+	2+ 2+	BB FB	5 5	3				$B + M \rightarrow B$		t	1		1
	ADDB ADDD	CB C3	4	3	D3	6	-2	E3	6+	2+	F3	7	3			1	D+MM+1-D	•	1	1	1	1
AND	ANDA	84	2	2	94	4	2	A4	4 +	2+	84	5	3			-	A A M - A	•	1	I	0	•
	ANDB	C4	2	2	D4	4	2	E4	4+	2 +	F4	5	3				BAM-B	·	1	1	0	7
	ANDCC	1C	3	2												<u> </u>	CC A IMM - CC	8	-	1	3	1
ASL	ASLA						1							48 58	2	1		8			i	
	ASLB				08	6	2	68	6+	2+	78	1	3		-	1.	M % C 67 50	8	i	i	t	1
ASR	ASRA		-		- 00	ŀ	-		-					47	2	1	A)	8	t	1	•	1
ASh	ASRB				ļ									57	2	1	B S S S S S S S S S S S S S S S S S S S	8	1	1	:	1
	ASR				07	6	2	67	6+	2+	77	/	3	ļ	Ļ	-	<u> </u>	8	1		0	•
BIT	BITA	85	2	2	95	4	2	A5	4 + 4 +	2 +	85 F5	5	3			i i	Bit Test A (M A A) Bit Test B (M A B)				0	
	BITB	C5	2	2	D5	4	2	E5	4+	2+	10			41	2	1		•	0	t i	0	0
CLR	CLRA													55	2	1		•	ō	1	0	0
	CLR	1			OF	6	2	6F	6+	2 .	7F	1	3		1		0 - M	•	0	1	0	0
CMP	CMPA	81	2	2	91	4	2	AI	4 +	2+	B1	5	3	F	1	1	Compare M from A	8	1	1	I	1
	CMPB	C1	2	2	D1	4	2	EI	4+	2 +	F١	5	3				Compare M from B	8			1	
	CMPD	10	5	4	10	7	3	10   A3	7+	3+	10 B3	8	4			1	Compare M:M + 1 from D		1.	1.		11
	CMPS	83	5	4	93	7	3	11	7.	3.	11	8	4				Compare MtM + 1 from S	•	1	1	1	1:1
	CIVIES	80	1	1	90		ľ	AC	1	1	BC				1	1			Ι.		Ι.	
	CMPU	11	5	4	111	7	3	11	7+	3+	11	8	4				Compare M:M + 1 from U	•	1	11	1	1
		83	Ι.		93	6	2	A3 AC	6+	2+	B3 BC	7	3			1	Compare M:M + 1 from X		1		11	
	CMPX CMPY	8C 10	4	3	90	7	3	1 10	7+	3+	10	8	4		ļ		Compare M:M + 1 from Y	•	1	1	1	1
	CIVIET	BC		1	90	ľ	ŀ	AC		Ť	BC	-		1	1			1_		1_	1	
COM	COMA	1	1	1	1	1								43	2	1		•	1	1	0	1
	сомв							1			- 20			53	2	1	B-B M-M			1	0	
L	COM				03	6	2	63	6+	2+	73		3		-	+	CC A IMM-CC Wait for Interrupt	+	+·	÷	Ť	7
CWAI		3C	≥20	2		1		-			<u> </u>	-		19	2	1		+-	+ 1	17	0	
DAA		4	_	<u> </u>		+	+		-		-	+	+	44		+		•	1	-	1	-
DEC	DECA			1							Į	1		54		1		•	11	1	11	•
	DEC				0A	6	2	6A	6+	2+	-7A	7	3			1	M – 1 – M	•	1	-	+ -	•
EOR	EORA	88	2	2	98	4	2	AB			88	5	3		T		A₩M−A	:	1		0	
	EORB	C8	2	2		4	2	E8	4 +	2+	F8	5	3		+		B ₩ M→B B1B2 <sup>2</sup>		+	+	+	
EXG	R1, R2	16	8	2			ļ	-	ļ		<u> </u>	-		+	-	+ .		4.	1		-	-
INC	INCA													4C								
1	INCB				l oc	ō	2	60	6+	2+	70	7	3	1.00	1	1	$M + 1 \rightarrow M$	•	1	1	1	•
JMP		+	+	+	OE	3	2				7E	4	3	-	1	1	EA <sup>3</sup> -PC	•	•	•	•	•
JSR			+	+	90	7	2				BD	8	3	+	+	+	Jump to Subroutine	•	•	•	•	•
LD	LDA	86	2	2	_	4	2			2+	B6	5	3	1	1	-	M - A	•	1	1.1		
	LDB	C6	2	2	D6	4	2				F6	5	3		í		M – B	•		1.1	1 -	
	LDD	CC	3				2				FC 10		3				$M:M + 1 \rightarrow D$ $M:M + 1 \rightarrow S$			1.1		
	LDS	10	4	4	10 DE	6	3	10		3+	FE		1 "			t			1	1		
	LDU	CE	3	3		5	2			2+	FE	6	3				M:M + 1 - U	•				
	LDX	8E	3	3	9E	5	2				BE		3				M:M + 1 - X	:	1.2			
	LDY	10	4	4		6	3			3+	10		4				M:M + 1 - Y	1	1'	1'	1	Ĩ
L		8E	+	+	9E	+	+	A		2+	BE	+	+		+	+-	EA <sup>3</sup> -S					
LEA	LEAS		1					32									EA3-U	•				
	LEAN	1						30	4+	2+	1						$EA^3 - X$					
	LEAY				1			31	4 +	2+							EA <sup>3</sup> -Y	•	1	1	Ľ	1.
LEGEND			-		4	Ň	7	Com	plem	ent o	f M						t Test and set if true, cl	eare	ed	oth	erw	ise
	ation Code	(Hex:	adec	imal	)	_		Tran									<ul> <li>Not Affected</li> </ul>					
	per of MPI					ł				(fror	n bit	3					CC Condition Code Regist	ter				
	per of Proc			s		ł				(sign							: Concatenation					
	metic Plus		. ,					Zero		-							V Logical or					
							,	Our									A Logical and					

Arithmetic Minus

Multiply

V Overflow, 2's complement

C Carry from ALU

V Logical or A Logical and

ł

ļ

4 N N

e

-

1.911.11.21 -

1

1.27 2

o N Io N

						_	A	dres	sing	Mode	\$							T	T	Т	Т	Т
			nmedi	iate	1	Direc	ct		ndex	ed1	E	xten	ded	]	Inhere	nt	1	5	3	2	1	
Instruction	Forms	Ор	-	1	Ор	-	1	Op	- 1	1	Ôp	F~	11	Op	~	1	Description	H	N	Z	V	1
LSL	LSLA LSLB LSL				08	6	2	68	6+	2+	78	· ,	3	48 58	22	1			1	111	1	
LSR	LSRA LSRB LSR				04	6	2	64	6 -	2+	74	7	3	44 54	2	1		:	000	1	:	
MUL		1	Τ				1	1					1	3D	11	1	A × B – D (Unsigned)	•	•	1	1.	1
NEG	NEGA NEGB NEG				00	6	2	60	6+	2+	70	,	3	40 50	2 2	1	$\overline{A} + 1 \rightarrow A$ $\overline{B} + 1 - B$ $\overline{M} + 1 - M$	8 8 8	1	1	1	
NOP		1	<u> </u>	1	1			†	1	1	1	†	-	12	2	1	No Operation	ŀ	t÷	t.	•	t
OR	ORA ORB ORCC	8A CA 1A	3	2 2 2	9A DA	4	2 2	AA EA	4+4+	2+ 2+	BA FA	5 5	3 3					:	ł	1	007	Ì
PSH	PSHS PSHU	34 36	5+4 5+4	2													Push Registers on S Stack Push Registers on U Stack	:	:	•	:	
PUL	PULS PULU	35 37	5 + 4 5 + 4														Pull Registers from S Stack Pull Registers from U Stack	:	:	:	:	
ROL	ROLA ROLB ROL				09	6	2	69	6+	2+	79	7	3	49 59	2	1		:	1	1	1	Ì
ROR	RORA RORB ROR				06	6	2	66	6+	2+	76	7	3	46 56	2 2	1		:	1	1	:	
RŤI				<b>—</b>					1				<u> </u>	38	6/15	1	Return From Interrupt	<u> </u>	Ľ	ŀ-	H	ł
RTS				1					1	-			1	39	5	1	Return from Subroutine	•	•	•	•	ł
SBC	SBCA SBCB	82 C2	2	2	92 D2	4	2	A2 E2	4+	2+ 2+	82 F2	5 5	3	1			A - M - C → A B · M - C → B	8 8	1	:	1	ŀ
SEX			-						1				-	10	2	1	Sign Extend B into A	·	1 i	1	0	╎
st	STA STB STD STS				97 D7 DD 10 DF	4 4 5 6	2 2 2 3	A7 E7 ED 10 EF	4 + 4 + 5 + 6 +	2+ 2+ 2+ 3+	87 F7 FD 10 FF	5 5 6 7	3 3 3 4				A M B M D M: M + 1 S M: M + 1	• • •	1 1 1 1	1 1 1 1	0000	
	STU STX STY				DF 9F 10 9F	5 5 6	2 2 3	EF AF 10 AF	5+ 5+ 6+	2+ 2+ 3+	FF 8F 10 8F	6 6 7	3 3 4				$U \rightarrow M:M + 1$ $X \rightarrow M:M + 1$ $Y \rightarrow M:M + 1$	•	1 1 1	1 1 1	0 0 0	
	SUBA SUBB SUBD	80 C0 83	2 2 4	2 2 3	90 D0 93	4 4 6	2 2 2	A0 E0 A3	4+ 4+ 6+	2+ 2+ 2+	B0 F0 B3	5 5 7	3 3 3				A - M - A B - M - B D - M:M + 1 - D	8	   	1 1 1	1 1 1	
	SW1 <sup>6</sup> SW12 <sup>6</sup>													3F 10 3F	19 20	1 2	Software Interrupt 1 Software Interrupt 2	:	•	•	:	•
	SWI3 <sup>6</sup>													3F 11 3F	20	1	Software Interrupt 3	•	•	•	•	
SYNC												-		13	≥4	1	Synchronize to Interrupt	•	•	•	•	
	R1, R2	1F	6	2													R1R2 <sup>2</sup>	•	٠	•	•	
	TSTA TSTB TST				0D	6	2	6D	6+	2+	7D	7	3	4D 5D	2 2		Test A Test B Test M	:	1	1	ō	

#### FIGURE 18 - PROGRAMMING AID (CONTINUED)

ļ .

2

1

2

1

1 2

NOTES:

1. This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, Table 2.

2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers The 8 bit registers are: A, B, CC, DP The 16 bit registers are: X, Y, U, S, D, PC

3. EA is the effective address.

4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.

5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).

6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.

7. Conditions Codes set as a direct result of the instruction.

8 Vaue of half-carry flag is undefined.

9. Special Case - Carry set if b7 is SET.

#### FIGURE 18 - PROGRAMMING AID (CONTINUED)

#### Branch Instructions

			dressi Mode elativ			5	3	2	1	0
Instruction	Forms	OP	- 5	1	Description	н	N	Z	V	С
всс	BCC LBCC	24 10 24	3 5(6)	2 4	Branch C = 0 Long Branch C = 0	•	•	•	•	:
BCS	BCS LBCS	25 10 25	3 5(6)	2 4	Branch C = 1 Long Branch C = 1	:	:	:	:	:
BEQ	BEQ LBEQ	27 10 27	3 5(6)	2 4	Branch Z = 1 Long Branch Z = 1	:	:	:	•	:
BGE	BGE LBGE	2C 10 2C	3 5(6)	2 4	Branch ≥ Zero Long Branch ≥ Zero	:	•	:	:	•
BGT	BGT LBGT	2E 10 2E	3 5(6)	2 4	Branch>Zero Long Branch>Zero	:	:	•	:	:
BHI	BHI LBHI	22 10 22	3 5(6)	2 4	Branch Higher Long Branch Higher	:	•	•	:	:
внѕ	BHS LBHS	24 10 24	3 5(6)	2 4	Branch Higher or Same Long Branch Higher or Same	•	•	•	•	
BLE	BLE LBLE	2F 10 2F	3 5(6)	2 4	Branch≤Zero Long Branch≤Zero	:	:	ŀ	:	:
BLO	BLO LBLO	25 10 25	3 5(6)	2 4	Branch lower Long Branch Lower	:	•		:	•

		Addressing Mode Relative				6	3	2	1	0
Instruction	Forms	OP	~ 5	1	Description	н	N	Z	V	С
BLS	BLS	23	3	2	Branch Lower or Same	٠	٠	•	•	•
	LBLS	10 23	5(6)	4	Long Branch Lower or Same	•	•	•	•	•
BLT	BLT	2D	3	2	Branch < Zero	•	•	٠	•	•
	LBLT	10 2D	5(6)	4	Long Branch < Zero	•	ŀ	•	Ŀ	ŀ
BMI	BMI	28	3	2	Branch Minus	•	ŀ•	•	•	•
	LBMI	10 28	5(6)	4	Long Branch Minus	•	Ŀ	ŀ	ŀ	•
BNE	BNE	26	3	2	Branch $Z \approx 0$	•	•	•	•	•
	LBNE	10 26	5(6)	4	Long Branch Z = 0	ŀ	ŀ	•	Ŀ	ŀ
BPL	BPL	2A	3	2	Branch Plus	٠	•	•	•	•
	LBPL	10 2A	5(6)	4	Long Branch Plus	ŀ	Ľ	Ŀ	Ŀ	Ŀ
BRA	BRA .	20	3	2	Branch Always	•	•	•	•	•
	LBPA	16	5	3	Long Branch Always	ŀ	•	·	•	•
BAN	BRN LBRN	21 10 21	3 5	2 4	Branch Never Long Branch Never	:	:	ŀ	ŀ	÷
BSR	8SR L8SR	8D 17	7 9	2 3	Branch to Subroutine Long Branch to Subroutine	:	:	:	:	:
BVC	BVC LBVC	28 10 28	3 5(6)	2	Branch V = 0 Long Branch V = 0	•	:	:		•
BVS	BVS LBVS	29 10 29	3 5(6)	2 4	Branch V = 1 Long Branch V'= 1	•	•	•	•	•

1.0.1.2.

#### SIMPLE BRANCHES

	OP	~	1
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LBRN	1021	5	4
BSR	8D	7	2
LBSR	17	9	3

RIGNED	CONDITIONAL	BRANCHES	(Notes	1-4)
SIGNED	CONDITIONAL	BRANCHED	()40(00	

Test	True	OP	False	OP
r>m	BGT	2E	BLE	2F
r≥m	BGE	2C	BLT	2D
r = m	BEQ	27	BNE	26
ເ≤ຕ	BLE	2F	BGT	2E
r < m	BLT	2D	BGE	2C

SIMPLE C	ONDITIONA		HES (Note	s 1-4)
Test	True	OP	False	OP
N = 1	BMI	2B	BPL	2A
7 1	DCO.	27	9 ME	26

N = 1	BMI	2B	BPL	2A
Z = 1	BEQ	27	8NE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

UNSIGNED	CONDITION	AL BRAN	ICHES (Not	tes 1-4)
Test	True	OP	False	OP
r>m	BHI	22	BLS	23
r≥m	BHS	24	BLO	25
r=m	BEQ	27	BNE	26
r≤m	BLS	23	BHI	22
r < m	BLO	25	BHS	24

NOTES:

1. All conditional branches have both short and long variations.

2. All short branches are 2 bytes and require 3 cycles.

3. All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset

4. All conditional long branches require 4 bytes and 6 cycles if the branch is taken or 5 cycles if the branch is not taken.


5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken.

## INDEXED ADDRESSING MODES

		N	ondirect				Indirect		
Туре	Forms	Assembler Form	Post-Byte Opcode	+	;	Assembler Form	Post-Byte Opcode	+	T
Constant Offset From R	No Offset 5-Bit Offset 8-Bit Offset 16-Bit Offset	, R n, R n, R n, R	18800100 08800000 18801000 18801001	1 1			18810100 ts to 8-bit 18811000 18811001	4	
Accumulator Offset From R	A – Register Offset B – Register Offset D – Register Offset	A, R B, R D, R	1RR00110 1RR00101 1RR01011		0 0 0	[A, R] [B, R]	1RR10110 1RR10101 1RR11011	4	
Auto Increment/Decrement R	Increment By 1 Increment By 2 Decrement By 1 Decrement By 2	, R+ R ++ -R ,R	18800000 18800001 18800010 18800011	3	0	[, R + +] no	t allowed 1RR10001 t allowed 1RR10011		c
Constant Offset From PC	8-Bit Offset	n, PCR n, PCR	1XX01100 1XX01101	1 5			1XX11100 1XX11101	4	1
Extended Indirect	16-Bit Address R = X, Y, U, or S X = Don't Care		 10= U 11= S	-	-	[n]	10011111	_	2

#### INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS

	Por	st-B	yte	Reg	jisto	er 8	lit	Indexed Addressing				
7	6	5	4	13	2	11	0	Mode				
0	R	R	×	×	×	×	×	EA = , R + 5 Bit Offset				
1	R	R	0	0	0	0	0	, R +				
1	R	R	T	0	0	0	1	, R + +				
1	R	R	0	0	0	1	0	,- R				
1	R	R	-F	0	0	1	1	, 8				
1	R R I O 1 O O							EA = , R + 0 Offset				
1	R	R	I.	0	1	0	1	EA = , R + ACCB Offset				
1	R	R	Ξ	0	1	1	0	EA = , R + ACCA Offset				
1	R	R	Τ	1	0	0	0	EA = , R + 8-Bit Offset				
1	R	R	Τ	1	0	0	1	EA = , R + 16-Bit Offset				
1	R	R	1	1	0	1	1	EA = , R + D Offset				
1	x	x	1	1	1	0	0	EA = , PC + 8-Bit Offset				
1	x	x	1	1	1	0	1	EA = , PC + 16-Bit Offset				
1	R	R	1	1	1	1	1	EA = [, Address]				
Į		لمہ	Ĺ	_		<u> </u>		 Addressing Mode Field Indirect Field				
	(Sign bit when b7 = 0) Register Field: RR 00 = X 01 = Y											
	>	< ≖	Do	on't	Ca	e		01 = Y 10 = U 11 = S				



. . .

2

o N Io

·--- ·

Pull Order CC A B DP				
X Lo Y Hi	FFFE Restart FFFC NMI FFFA SWI FFF8 IRQ			
U/S Hi U/S Lo	FFF6 FIRQ FFF4 SW12 FFF2 SW13 FFF0 Reserved			
PC Lo				
Push Order ↓ reasing Memory				
	CC A B DP X Hi Y Lo U/S Hi U/S Hi U/S Hi U/S Hi PC Lo Push Order			

ļ

4 1 1

e

- - -

1.0.1.21

100


o W to Br

### ORDERING INFORMATION


	_											
		D	evice			L		- Scree	ening le	vel		
The table below horizontally sho evel. Other possibilities on req		Pa availabl	eckage le suffix	combi	nations	or pack	kage, op		. temp. tempera	ature a	nd scree	ning
	PACKAGE				OPER. TEMP			SCREENING LEVEL				
DEVICE	С	J	P	E	FN	۲.	V	м	Std	Þ	G/B	B/I
	•	•	•		٠	•			•			
	•	٠			1		•		•		1	
F6809E (1.0 MHz)	•		t					٠	•		•	•
		•	1					•	•		•	
	٠	•	•			٠			•			
	•	•	1	1			•		•			
EF68A09E (1.5 MHz)	•		1					٠	•		•	•
		•						•	•		۲	
EF68B09E (2.0 MHz)	•	٠	•			•			•			
	•	•					٠		•		•	
Examples : EF6809EC, EF680	9ECV,	EF680	09ECM									


Screening level : Std : (no-end suffix), D : NFC 96883 level D, G/B : NFC 96883 level G, B/B : NFC 96883 level B and MIL-STD-883C level B.


### PHYSICAL DIMENSIONS













CB-521

...... 00

1 o N to B.

1. 1. 1. 1. 1. 1. 1.