

The EF6809E is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independ ence, reentrancy, and modular programming

This third-generation addition to the 6800 Family has major architectural improvements which include additional registers, instructions, and addressing modes

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The EF6809E has the most com plete set of addressing modes available on any 8 -bit microprocessor todav

The E F6809E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applica tions External clock inputs are provided to allow synchronization with perpherals, systems, or other MPUs

## E F6800 COMPATIBLE

- Hardware - Interfaces with All 6800 Peripherals
- Sotiware -- Upward Source Code Compatiole Instruction Sel and Addressing Modes
ARCHITECTURAL FEATURES
- Two 16-Bit index Registers
- Two 16-Bit Indexable Stack Pointers
- Two 8-Bit Accumulators can be Concatenated 10 Form One 16 Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory
haRDWARE FEATURES
- External Clock Inputs, E and Q, Allow Synchronization
- TSC Input Controis Internal Bus Buffers
- LIC Indicates Opcode Fetch
- AVMA Allows Efficient Use of Common Resources in a Multiprocessor Systern
- BUSY is a Status Line for Multiprocessing
- Fast interrupt Request Inpu: Stacks Only Condition Code Register and Program Counter
- Interrupt Acknowledge Output Allows Vectoring By Devices
- Sync Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5.Volt Supply Operation
- NMI Inhibited After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use With Slower Memories
- Early Write Data for Dynamic Memories


## SOFTWARE FEATURES

- 10 Addressing Modes
- 6800 Upward Compatible Addressing Modes
- Drect Addressing Anywhere in Memory Map
- Long Relative Branches
- Program Counter Relative
- True Indirect Addressing
- Expanded Indexed Addressing 0-, 5-, 8-, or 16-Bit Constant Offsets 8- or 16-Bit Accumulator Offsets Auto-Increment/ Decrement by 1 or 2
- Improved Stack Manipulation
- 1464 Instruction with Unique Addressing Modes
- $8 \times 8$ Unsigned Multiply
- 16-Bit Arithmetic
- Transfer/Exchange All Registers
- Push/Pull Any Registers or Any Set of Registers
- Load Effective Address


## HMOS

(HIGH-DENSITY N.CHANNEL, SILICON-GATE)
8-BIT
MICROPROCESSING
UNIT



MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Supply Voltage | VCC | -03 to + 70 | $\checkmark$ |
| Input Voltage | $V_{\text {in }}$ | -0.3 to +70 | $\checkmark$ |
| Operating Temperature Range <br> EF6809E, EF68A09E, EF68B09E <br> EF6809E, EF68A09E. EF68B09E, V suffix <br> EF6809E. EF68A09E: Msuffix | TA | $\begin{gathered} T_{L} \text { to } T_{H} \\ 0 \text { to }+70 \\ -40 \text { to }+85 \\ -55 \text { to }+i 25 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{stg}}$ | $-5510+{ }^{\prime} 50$ | C |

THERMAL CHARACTERISTICS

| Characteristic | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Thermal Resistance |  |  |  |
| Ceramic |  | 50 |  |
| Cerdip | $\theta J A$ | 60 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic |  | 100 |  |
| PLCC |  | 100 |  |

## POWER CONSIDERATIONS

The average chip-junction temperature, $T J$, in ${ }^{\circ} \mathrm{C}$ can be obtained from:

$$
\begin{aligned}
& T_{J}=T_{A}+\left(P D^{\bullet} \theta J A\right) \\
& \text { Where: } \\
& \quad T_{A} \equiv \text { Ambient Temperature, }{ }^{\circ} \mathrm{C} \\
& \theta_{J A} \equiv \text { Package Thermal Resistance, Junction-to-Ambient, }{ }^{\circ} \mathrm{C} / \mathrm{W} \\
& P_{D} \equiv \text { PINT }+ \text { PPORT } \\
& P_{I N T} \equiv I C C \times V C C, \text { Watts - Chip Internal Power } \\
& \text { PPORT }=\text { Port Power Dissipation, Watts - User Determined }
\end{aligned}
$$

For most applications PPORT $\&$ PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads

An approximate relationship between $P_{D}$ and $T_{J}$ (if PPORT is neglected) is:

$$
\begin{equation*}
P D=K-\left(T J+273^{\circ} \mathrm{C}\right) \tag{2}
\end{equation*}
$$

Solving equations 1 and 2 for $K$ gives

$$
\begin{equation*}
K=P_{D} \cdot\left(T_{A}+273^{\circ} \mathrm{C}\right)+6 J A^{\bullet} P_{D}{ }^{2} \tag{3}
\end{equation*}
$$

Where $K$ is a constant pertaining to the particular part. $K$ can be determined from equation 3 by measuring PD (at equilibrium) for a known $T_{A}$. Using this value of $K$ the values of $P_{D}$ and $T_{J}$ can be obtained by solving equations (1) and (2) iteratively for any value of $\mathrm{T}_{\mathrm{A}}$

DC ELECTRICAL CHARACTERISTICS $\left(V_{C C}=5.0 \vee \pm 5 \%, V_{S S}=0 \mathrm{VdC}, T_{A}=T_{L}\right.$ to $T_{H}$ unless otherwise notedi

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| input High Voltage $\begin{array}{r}\text { Logic, } Q_{4} \\ \text { RESET } \\ \hline\end{array}$ | $\begin{aligned} & V_{1 H} \\ & V_{I H R} \\ & V_{1 H C} \end{aligned}$ | $\begin{aligned} & v_{S S}+20 \\ & v_{S S}+40 \\ & v_{C C}-0.75 \end{aligned}$ | - | $\begin{gathered} V_{C C} \\ v_{C C} \\ v_{C C}+0.3 \end{gathered}$ | V |
| Input Low Voltage <br> Logic, $\overline{\text { RESET }}$ | $\begin{aligned} & \hline V_{\text {IL }} \\ & V_{\text {ILC }} \\ & v_{\text {ILO }} \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{S S}-0.3 \\ & v_{S S}-0.3 \\ & V_{S S}-0.3 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & v_{S S}+0.8 \\ & v_{S S}+0.4 \\ & v_{S S}+0.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Input Leakage Current Logic. $\mathrm{Q}, \overline{\mathrm{RESET}}$ <br> $\left(\mathrm{V}_{\text {in }}=0\right.$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=$ max $)$ E | 1 in | - | - | $\begin{aligned} & 25 \\ & 100 \end{aligned}$ | $\mu \mathrm{A}$ |
| dc Output High Voltage | VOH | $\begin{aligned} & V_{S S}+24 \\ & V_{S S}+24 \\ & V_{S S}+24 \end{aligned}$ | - | - | V |
| $\begin{aligned} & \text { dc Output Low Voltage } \\ & \left.\quad \text { (Load }=20 \mathrm{~mA}, V_{\mathrm{CC}}=\mathrm{min}\right) \end{aligned}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | $v_{S S}+0.5$ | $\checkmark$ |
| Internal Power Dissipation (Measured at $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ in Steady State Operation) | PINT | - | - | 1.0 | W |
| $\begin{aligned} & \text { Capacitance } \\ & \left(V_{1 n}=0 . T_{A}=25^{\circ} \mathrm{C}, 1=1.0 \mathrm{MHz}\right) \quad \text { DO-D7. Logic inputs. } \mathrm{O} \text {. } \overline{\text { RESET }} \end{aligned}$ | $\mathrm{C}_{\mathrm{In}}$ | - | $\begin{aligned} & 10 \\ & 30 \end{aligned}$ | $\begin{aligned} & 15 \\ & 50 \end{aligned}$ | pF |
| AO-A15 R'W BA BS. LIC. AVMA, BUSY | Cout | - | 10 | 15 | pF |
| Frequency of Operation EF6809E <br> (E and $Q$ inputs) EF68A09E <br>  EF68B09E | $f$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | - | $\begin{aligned} & 10 \\ & 1.5 \\ & 2.0 \end{aligned}$ | MHz |
| Hi-Z Coff Statel Input Current DO D7 <br> ( $V_{\text {in }}=0.4$ to $2.4 \mathrm{~V} . \mathrm{V}_{\mathrm{CC}}=$ max AO A15 $\mathrm{A} \overline{\mathrm{W}}$ | ${ }^{1} \mathrm{TS}$ I | - | 20 | $\begin{gathered} 10 \\ 100 \end{gathered}$ | $\mu \mathrm{A}$ |

* Capacitances are periodically tested rather than $100 \%$ tested

BUS TIMING CHARACTERISTICS See Notes 1. 2.3. and 4 :

| Ident. Number | Characteristics | Symbol | EF6809E |  | EF68A09E |  | EF68B09E |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| 1 | Crcle Itme | ${ }^{1}$ cre | 10 | 10 | 0667 | 10 | 05 | 10 | $\mu \mathrm{s}$ |
| 2 | Pulse Widit. E Low | PWEL | 450 | 9500 | 295 | 9500 | 210 | 9500 | ns |
| 3 | Pulse Widiti. E High | PWEH | 450 | 9500 | 280 | 9500 | 220 | 9500 | ns |
| 4 | Clock Rise and Fall Time | 1. 11 |  | 25 |  | 25 | - | 20 | ns |
| 5 | Pulse Widith. O High | PWOH | 450 | 9500 | 280 | 9500 | 220 | 9500 | ns |
| 7 | Delar time E 10 Q Rise | 'EOI | 200 | - | 130 | - | 100 | - | ns |
| 7 A | Delay Time, O High to E Rise | 'EO2 | 200 | -- | 130 | - | 100 | $\cdot$ | ns |
| 78 | Delay Time. E High to Q fall | 'E03 | 200 | * | 130 | - | 100 | - | ns |
| 7 C | Delay Time O High to E Fall | 1 EG4 | 200 |  | 130 | - | 100 | - | ns |
| 9 | Address Hold I Ime | ${ }^{1} \mathrm{AH}$ | 20 | - | 20 | - | 20 | - | ns |
| 11 | Address Delay Time trom E Low 18A. BS, R $\bar{W}$ ) | ${ }^{\text {t }} \mathrm{AD}$ |  | 200 | - | 140 |  | 110 | ns |
| 17 | Read Daia Setup Time | 'DSR | 80 |  | 60 | - | 40 | - | ns |
| 18 | Read Data Hold Time | :OHR | 10 |  | 10 | - | 10 | - | ns |
| 20 | Data Delay Time trom 0 | 'ODO | . | 200 | . | 140 |  | 110 | ns |
| 21 | Write Data Hold Time | ${ }^{\text {I DHW }}$ | 30 |  | 30 | -- | 30 | -. | ns |
| 29 | Usable Access Time | ${ }^{1} \mathrm{ACC}$ | 695 | . | 440 | - | 330 |  | ns |
| 30 | Control Delay Time | ${ }^{1} \mathrm{CD}$ |  | 300 |  | 250 | - | 200 | ns |
|  | Interrupts, $\overline{\mathrm{HALT}}, \overline{\mathrm{RESET}}$, and TSC Setup Time iFigures 6. 7. 8, 9. 12, and 13 ! | 1PCS | 200 | - | 140 | -- | 110 | - | ns |
|  | ISC Drive to Valid Logic Level figure 13) | 175 V |  | 210 | - | 150 | - | 120 | ns |
|  | TSC Release MOS Bufters to High impedance 'Figure 13i | 1TSA |  | 200 | - | 140 | $\cdots$ | 110 | ns |
|  | TSC Hi-Z Delay Time (fingure 13) | ITSD |  | 120 | - | 85 | - | 80 | ns |
|  | Processor Control Rise and Fall Time (Figure 7) | $\begin{aligned} & \mathrm{PPCr} \\ & \mathrm{P} \text { PC } \end{aligned}$ |  | 100 | $\cdots$ | 100 |  | 100 | ns |

FIGURE 1 - READ/WRITE DATA TO MEMORY OR PERIPHERALS TIMING DIAGRAM


1 Voltage levels shown are $V_{i} \leq 04 \mathrm{~V}, V_{H} \geq 24 \mathrm{~V}$, unless otherwise specified
2 Measurement poms shown are 08 V and 20 V , unless otherwise specified
3 Hold time 1 (9) I for BA and BS is not specified
4 Usable access time is computed by $1-4-11$ max - 17


PROGRAMMING MODEL

FIGURE 3 - BUS TIMING TEST LOAD

$C=30 \mathrm{pF}$ for BA, BS, LIC, AVMA, BUSY
130 pF for DO-D7
90 pF for AO-A15, R/ $\overline{\mathrm{W}}$
$R=11.7 \mathrm{ka}$ for DO-D7
16.5 kD for $\mathrm{AO}-\mathrm{A} 15, \mathrm{R} / \overline{\mathrm{W}}$
$24 \mathrm{k} \Omega$ for BA, 8 S , LIC, AVMA, BUSY

As shown in Figure 4, the E F6809E adds three registers to the set available in the EF6800. The added registers include a direct page register, the user stack pointer, and a second index register.

ACCUMULATORS (A, B, D)
The $A$ and $B$ registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data

Certain instructions concatenate the $A$ and $B$ registers to form a single 16 -bit accumulator. This is referred to as the $D$ register, and is formed with the $A$ register as the most significant byte.

## DIRECT PAGE REGISTER (DP)

The direct page register of the EF6809E serves to enhance the direct addressing mode. The content of this register appears at the higher address outputs (A8-A15) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure 6800 compatibility, all bits of this register are cleared during processor reset.


## INDEX REGISTERS ( $X, Y$ )

The index registers are used in indexed mode of addressing. The 16 -bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented and decremented to point to the next item of tabular type data. All four pointer registers ( $X, Y, U, S$ ) may be used as index registers.

## STACK POINTER (U, S)

The hardware stack pointer ( $S$ ) is used automatically by the processor during subroutine calls and interrupts. The user stack pointer (U) is controlled exclusively by the programmer. This allows arguments to be passed to and from subroutines with ease. The $\cup$ register is frequently used as a stack marker. Both stack pointers have the same indexed mode addressing capabilities as the $X$ and $Y$ registers, but also support Push and Pull instructions. This allows the EF6809E to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

## NOTE

The stack pointers of the EF6809E point to the top of the stack in contrast to the EF6800 stack pointer, which pointed to the next free location on stack.

## PROGRAM COUNTER

The program counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative addressing is provided allowing the program counter to be used like an index register in some situations.

## CONDITION CODE REGISTER

The condition code register defines the state of the processor at any given time. See Figure 4.

FIGURE 5 - CONDITION CODE REGISTER FORMAT


## CONDITION CODE REGISTER DESCRIPTION

## BIT 0 (C)

Bit 0 is the carry flag and is usually the carry from the binary ALU. C is also used to represent a "borrow" from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

## BIT 1 (V)

Bit 1 is the overflow flag and is set to a one by an operation which causes a signed twos complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

## BIT 2 (Z)

Bit 2 is the zero flag and is set to a one if the result of the previous operation was identically zero.

## BIT 3 (N)

Bit 3 is the negarive flag. which contans exactly the value of the MSB of the result of the preceding operation Thus, a negative twos complement result will leave $N$ set to a one

## 8IT 4 (I)

Bit 4 is the $\overline{\mathrm{RO}}$ mask bit The processor will not recognize interrupts from the $\overline{\mathrm{RO}}$ line if this bit is set to a one. $\overline{\mathrm{NMI}}$, $\overline{F I R O}, \overline{1 R O}, \overline{R E S E T}$, and SWI all set 1 to a one SWI2 and SWI3 do not affect 1 .

## BIT $5(\mathrm{H})$

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8 -bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a $B C D$ decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions

## BIT 6 (F)

Bit 6 is the $\overline{\text { FIRO }}$ mask bit. The processor will not recognize interrupts from the FIRO line if this bit is a one $\overline{N M!}, \overline{F I R Q}$, SWI, and $\overline{R E S E T}$ all set $F$ to a one $\overline{\mathrm{RO}}$. SWI2. and SWI3 do not affect $F$

## BIT 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked. as opposed to the subset state ( $P \mathrm{C}$ and CC ). The E bit of the stacked $C C$ is used on a return from interrupt (RTI) to deter. mine the extent of the unstacking. Therefore, the current $E$ left in the condition code register represents past action

## PIN DESCRIPTIONS

## POWER (VSS. $V_{C C}$ )

Two pins are used to supply power to the part. $V_{S S}$ is ground or 0 volts, while $V C C$ is $+5.0 \mathrm{~V} \pm 5 \%$

## ADDRESS BUS (A0-A15)

Sixteen pins are used to output address information from the MPU onto the address bus. When the processor does not require the bus for a data transfer, it will output address FFFF $16, \mathrm{R} / \overline{\mathrm{W}}=1$, and $\mathrm{BS}=0$; this is a "dummy access" or $\overline{V M A}$ cycle. All address bus drivers are made highimpedance when output bus available ( $B A$ ) is high of when TSC is asserted. Each pin will drive one Schottky TTL load or four LSTTL loads and 90 pF

## DATA BUS (D0-D7)

These eight pins provide communication with the system bidirectional data bus. Each pin will drive one Schottky TTL load or four LSTTL loads and 130 pF .

## READ/WRITE (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus $R / \bar{W}$ is made high impedance when $B A$ is high or when TSC is asserted

## $\overline{\text { RESET }}$

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU. as shown in Figure 6. The
reset vectors are letched from locations FFFE 16 and FFFF 16 : Table 1) when interrupt acknowledge is true, ( $\bar{B} A \cdot B S=1$ | During intial power on, the reset line should be held low until the clock input signals are fully operational

Because the EF6809E RESET pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that atl permpherals are out of the reset state betore the processor

## $\overline{\text { HALT }}$

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefintely without loss of data. When hatted, the BA output is driven high indicating the buses are high imp. pedance. $B S$ is also high which indicates the processor is in the halt state While halted, the MPU will not respond to external real-time requests ( $\overline{\mathrm{FIRO}}, \overline{\mid R Q})$ although $\overline{\mathrm{NM}}$ or $\overline{\operatorname{AESE}} \bar{T}$ will be latched for later response. During the halt state. $Q$ and $E$ should continue to run normally. A halted state $\{B A \cdot B S=1\}$ can be achieved by pulting $\overline{H A L T}$ low while $\overline{R E S E T}$ is still low See Figure 7 .

## BUS AVAILABLE, BUS STATUS (BA, BS)

The bus available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes low, a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.

The bus status output signal, when decoded with BA. represents the MPU state (valid with leading edge of $O$ )

| MPU State |  | MPU State Definition |
| :---: | :---: | :--- |
| BA | BS |  |
| 0 | 0 | Normal (Running) |
| 0 | 1 | Interrupt or Reset Acknowledge |
| 1 | 0 | Sync Acknowledge |
| 1 | 1 | Halt Acknowledge |

Interrupt Acknowledge is indicated during both cycles of a hardware vector fetch ( $\overline{\mathrm{RESET}}, \overline{\mathrm{NM}}, \overline{\mathrm{F}} \mathrm{RO}, \overline{\mathrm{IRQ}}, \mathrm{SWI}$, SWI2, SWI3) This signal, plus decoding of the lower four address lines. can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device See Table 1.

TABLE 1 - MEMORY MAP FOR INTERRUPT VECTORS

| Mernory Map For <br> Vector Locations |  | Interrupt Vector <br> Description |
| :---: | :---: | :---: |
| MS | LS | $\overline{\text { RESET }}$ |
| FFFE | FFFF | $\overline{\text { NMI }}$ |
| FFFC | FFFD | SWI |
| FFFA | FFFB | $\overline{1 R O}$ |
| FFF8 | FFF9 | $\overline{\text { FIRO }}$ |
| FFF6 | FFF7 | SWI2 |
| FFF4 | FFF5 | SWI3 |
| FFF2 | FFF3 | Reserved |
| FFFO | FFF1 |  |

FIGURE 6 - $\overline{\text { RESET TIMING }}$

Figure 7 - $\overline{\text { HALT }}$ AND Single instruction execution timing for system debug

NOTE: Timing measurements are referenced to and from a low voltage of 0.8 voits and a high voltage of 2.0 volts, unless otherwise noted

Sync Acknowledge is indicated while the MPU is watting for external synchionization on an interrupt line
Halt Acknowledge is incicated when the EF6809E is in a halt condition

## NON MASKABLE INTERRUPT (NMI)*

A negative transition on this input requests that a nonmaskable nterrupt sequence be generated. A non-maskable interfupt cannot be inhibited by the program and also has a higher priority than $\overline{\mathrm{F} \overline{\mathrm{RO}}, ~ \overline{\mathrm{IRO}} \text {, or software interrupts. Dur- }}$ ing recognition of an $\overline{\mathrm{NMI}}$, the entire machine state is saved on the hardware stack. After reset, an $\overline{\mathrm{NMI}}$ will not be recog nized untlt the first program load of the hardware stack pointer (S). The pulse widin of $\overline{\mathrm{NMI}}$ low must be at least one Ecycle if the $\overline{\mathrm{NMI}}$ input does not meet the minimum set up with respect to $O$, the interrupt will not be recognized unt it the next cycle See Figure 8

## FAST-INTERRUPT REQUEST (FIRO)*

A low ievel on this input pin will initiate a fast interrupt se quence, provided its mask bit ( $F$ ) in the $C C$ is clear This sequence has prority over the standard interrupt request (IRO) and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTi See Figure 9

## INTERRUPT REQUEST ( $\overline{\mathrm{RO}}$ )*

A low level input on this pin will initiate an interrupt request sequence provided the mask bit $1 / 1$ in the $C C$ is clear Since $\overline{\mathbb{R O}}$ stacks the entire machine state, it provides a slower response 10 interrupts than $\overline{\mathrm{FIRO}}, \overline{\mathrm{RO}}$ also has a lower priority than FIRQ. Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 8

## CLOCK INPUTS E, Q

$E$ and $Q$ are the clock signals required by the E F6809E. Q must lead $E_{\text {; }}$ that is, a transition on $O$ must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU, tAD after the falling edge of $E$, and data will be latched from the bus by the faling edge of $E$ While the O input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires a high level above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Refer to BUS TIMING CHARACTERISTICS for E and $O$ and to Figure 10 which shows a simple clock generator for the EF6809E.

## BUSY

BUSY will be high for the read and modify cycles of a read-modify-write instruction and during the access of the first byte of a double-byte operation leg., LDX, STD, ADDD:. BUSY is also high during the first byte of any indirect or other vector fetch (e.g., jump extended. SWI indirect, etc.)

In a multiprocessor system. BUSY indicates the need to
defer the rearbitration of the next bus cycle to insure the integrity of the above operations This difference provides the indivisible memory access required for a "1est-and-set" primitive, using any one of several read-modify-write instructions

BUSY does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 11. Timing information is given in Figure 12 BUSY is valid ${ }^{t} C D$ after the rising edge of $O$.

## AVMA

AVMA is the advanced VMA signal and indicates that the MPU will use the bus in the following bus cvcle. The predictive nature of the AVMA signal aliows efficient shared-bus multiprocessor systems AVMA is low when the MPU is in elther a $\overline{H A L T}$ or SYNC state. AVMA is valid tCD after the $r$ ising edge of $Q$.

LIC
LIC (last instruction cycle) is high during the last cycle of every instruction, and its transition from high to low will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be high when the MPU is halted at the end of an instruction (i.e., not in CWAI or $\overline{R E S E T}$, in sync state, or while stacking during interrupts. LIC is valid tCD after the rising edge of $O$.

## TSC

TSC (three-state control) will cause MOS address, data, and $R / \bar{W}$ buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA, and LIC) will no: go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers)

While $E$ is low, TSC controls the address buffers and R/W directly. The data bus buffers during a write operation are in a high-impedance state until $O$ rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of $E$, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 13

## MPU OPERATION

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after $\overline{\mathrm{RESET}}$ and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI. SWI2, SWI3, CWAI, RTI, and SYNC. An interrupt or $\overline{H A L T}$ input can also alter the normal execution of instructions. Figure 14 is the flowchart for the EF6809E.

[^0]FIGURE 8 - $\overline{\text { ROD }}$ AND $\overline{N M I}$ INTERRUPT TIMING
 Instruction $\xrightarrow{\text { relch }}$ $1 n|n+1|$
FIGURE 9 - $\overline{\text { FIRO INTERRUPT TIMING }}$


NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

## FIGURE 10 - CLOCK GENERATOR



FIGURE 11 - READ-MODIFY-WRITE INSTRUCTION EXAMPLE (ASL EXTENDED INDIRECT)


FIGURE 13 - TSC TIMING

NOTES:
 2. Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 vol:s, unless otherwise noted.
FIGURE 14 - FLOWCHART FOR EFGBO9E INSTRUCTIONS


## ADDRESSING MODES

The basic instructions of any computer are greatly en hanced by the presence of powerful addressing modes The EF6809E has the most complete set of addressing miodes -available on any microcomputer today. For example, the EF6809E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern program ming techniques. The following addressing modes are avallable on the EF6809E:
inherent (Includes Accumulator)
Immediate
Extended
Extended indirect
Direct
Register
Indexed
Zero-Offset
Constant Offset
Accumulator Offset
Auto Increment/Decrement
Indexed Indirect
Relative
Short/Long Relative Branching
Program Counter Relative Addressing

## INHERENT (INCLUDES ACCUMULATOR)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of inherent addressing are. $A B X, D A A, S W I, A S R A$, and CLRB

## IMMEDIATE ADDRESSING

In immediate addressing, the effective address of the data is the location immediately following the opcode ti.e., the data to be used in the instruction immediately following the opcode of the instruction). The EF6809E uses both 8 -and 16 -bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate addressing are.

| LDA | $\$ \$ 20$ |
| :--- | :--- |
| LDX | $\$ \$ F 000$ |
| LDY | $\# C A T$ |

## NOTE

* signifies immediate addressing: \$ signifies hexadecimal value to the EF6809 assembier.


## EXTENDED ADDRESSING

In extended addressing, the contents of the two bytes immediately following the opcode fully specify the 16 -bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of extended addressing include

| LDA | CAT |
| :--- | :--- |
| STX | MOUSE |
| LDD | $\$ 2000$ |

## EXTENDED INDIRECT

As a special case of indexed addressing idiscussed below), one level of indirection may be added to extended addressing. In extended indirect, the two bytes following the postbyte of an indexed instruction contain the address of the data.

| LDA | $[C A T]$ |
| :--- | :--- |
| LDX | $[\$ F F F E]$ |
| STU | [DOG] |

## DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower eight bits of the address to be used The upper eight bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing. this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one pagel can be accessed without redefining the contents of the DP register. Since the DP register is set to $\$ 00$ on reset, direct addressing on the EF6809E is upward compatible with direct addressing on the 6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

$$
\begin{array}{ll}
\text { LDA } & \text { where } D P=\$ 00 \\
\text { LDB } & \text { where } D P=\$ 10 \\
\text { LDD } & <C A T
\end{array}
$$

## NOTE

$<$ is an assembler directive which iorces direct addressing

## REGISTER ADDRESSING

Some opcodes are followed by a byte that detines a register or set of registers to be used by the instruction This is called a postbyte. Some examples of register addressing are

| TFR | $X, Y$ | Transfers $X$ into $Y$ |
| :--- | :--- | :--- |
| EXG | $A, B$ | Exchanges $A$ with $B$ |
| PSHS | $A, B, X, Y$Push $Y, X, B$ and $A$ onto $S$ <br> stack |  |
| PULU | $X, Y, D$ | Pull $D, X$, and $Y$ from $U$ <br> stack |

## INDEXED ADDRESSING

In all indexed addressing, one of the pointer registers $(X$. $Y, U, S$, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction Five basic types of indexing are available and are discussed below The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode, as well as the pointer register to be used. Figure 15 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

FIGURE 15 - INDEXED ADDRESSING POSTBYTE REGISTER BIT ASSIGNMENTS


ZERO-OFFSET INDEXED - In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

$$
\begin{array}{ll}
\text { LDD } & 0, x \\
\text { LDA } & . \mathrm{S}
\end{array}
$$

CONSTANT OFFSET INDEXED - In this mode, twos complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offset are available:

$$
\begin{aligned}
& 5 \text {-bit }(-16 \text { to }+15) \\
& 8 \text {-bit }(-128 \text { to }+127) \\
& 16 \text {-bit }(-32768 \text { to }+32767)
\end{aligned}
$$

The twos complement 5 -bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The twos complement 8 -bit offset is contained in a single byte following the postbyte. The twos complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:
LDA 23.X
LDX $-2, \mathrm{~S}$
LDY $300, X$
LDU CAT,Y

TABLE 2 - INDEXED ADDRESSING MODE

| Tүpe | Forms | Non Indirect |  |  |  | Indirect |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Asembler Form | Postlorte Opcode | $\pm$ | $\begin{aligned} & + \\ & + \end{aligned}$ | $\begin{aligned} & \text { Aseembler } \\ & \text { Form } \\ & \hline \end{aligned}$ | Popitoyte Opcode | $+$ | $+$ |
| Constant Offset From R (2s Complement Offsets) | No Offset | R | 1RRO0100 | 0 | 0 | [.R] | 1 RR10100 | 3 | 0 |
|  | 5-Bit Offset | $\mathrm{n}, \mathrm{R}$ | ORRnnnnn | 1 | 0 | defaults to 8-bit |  |  |  |
|  | 8-Bit Offset | $n, R$ | 1RR01000 | 1 | 1 | [ $\mathrm{n}, \mathrm{R}$ ] | 1RR11000 | 4 | 1 |
|  | 16-Bit Offset | $n, R$ | 1RR01001 | 4 | 2 | [ $\mathrm{n}, \mathrm{R}$ ] | IRR11001 | 7 | 2 |
| Accumulator Offset From R (2s Complement Offsets) | A Register Offset | A, R | 1RR00110 | 1 | 0 | $[A, R]$ | 1RR10110 | 4 | 0 |
|  | B Register Offset | B, R | 1RR00101 | 1 | 0 | [B, R] | 1RR10101 | 4 | 0 |
|  | D Register Offset | D, R | 1 RR01011 | 4 | 0 | [D, R] | 1RR11011 | 7 | 0 |
| Auto Increment/Decrement R | Increment By 1 | , $\mathrm{A}+$ | 1RR00000 | 2 | 0 | not allowed |  |  |  |
|  | Increment By 2 | . $\mathrm{R}+\mathrm{+}$ | 1RR00001 | 3 | 0 | $[, R++]$ | 1RR10001 | 6 | 0 |
|  | Decrement By 1 | ,-R | $1 \mathrm{AR00010}$ | 2 | 0 | not allowed |  |  |  |
|  | Decrement By 2 | , - - A | 1RR00011 | 3 | 0 | [, - - R] | 1RR10011 | 6 | 0 |
| Constant Offset From PC 12s Complement Offsets) | 8-Bit Offset | n, PCR | $1 \times \times 01100$ | 1 | 1 | [ $\mathrm{n}, \mathrm{PCR}$ ] | $1 \times \times 11100$ | 4 | 1 |
|  | 16-Bit Offset | $n$, PCR | $1 \times 001101$ | 5 | 2 | [ $n, ~ P C R]$ | $1 \times \times 11101$ | 8 | 2 |
| Extended Indirect | 16-Bit Address | - | - | - | - | [n] | 10011111 | 5 | 2 |
| $\begin{aligned} & R=X, Y, U \text { or } S \\ & X=\text { Don't Care } \end{aligned}$ |  |  |  |  |  |  |  |  |  |

+ and ${ }^{+}$, indicate the number of additional cycles and bytes respectively for the particular indexing variation.

ACCUMULATOR-OFFSET INDEXED - This mode is similar to constant offsel indexed except that the twos complement value in one of the accumulators ( $A, B$, or $D$ ) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the off. set can be calculated by a program at run-time

Some examples are

$$
\begin{array}{ll}
\text { LOA } & B, Y \\
\text { LDX } & D, Y \\
\text { LEAX } & B, X
\end{array}
$$

AUTO INCREMENT/DECREMENT INDEXED - In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used, it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or creating software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment, but the tables, etc, are scanned from the high to low addresses. The size of the increment/decrement can be either one or 1 wo to allow for tables of either 8 - or 16 -bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allows them to be used to create additional software stacks that behave identically to the $U$ and $S$ stacks.

Some examples of the auto increment/decrement addressing modes are:

| LDA | $X+$ |
| :--- | :--- |
| STD | ,$Y++$ |
| LDB | ,$-Y$ |
| LDX | $---S$ |

Care should be taken in performing operations on 16-bit pointer registers $(X, Y, U, S)$ where the same register is used to calculate the effective address.

Consider the following instruction:

$$
\text { STX } 0, X++(X \text { initialized to } 0)
$$

The desired result is to store a zero in locations $\$ 0000$ and $\$ 0001$, then increment $X$ to point to $\$ 0002$. In reality, the following occurs:
$0 \rightarrow$ temp caiculate the EA; temp is a holding register
$x+2 \rightarrow x \quad$ perform auto increment
$X \rightarrow$ (temp) do store operation

## INDEXED INDIRECT

All of the indexing modes, with the exception of auto increment/decrement by one or a $\pm 5$-bit offset, may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the index register and an offset.

$$
\begin{aligned}
& \text { Before Execution } \\
& \begin{array}{l}
A=X X(\text { don'1 care) } \\
X=\$ F 000
\end{array}
\end{aligned}
$$

| $\$ 0100$ | LDA $[\$ 10, X]$ | $E A$ is now $\$ F 010$ |
| :--- | :--- | :--- |
|  |  |  |
| $\$ F 010$ | $\$ F 1$ | nF150 is now the |
| SF011 | $\$ 50$ | new EA |
| SF150 | SAA |  |

```
After Execution
    A = $AA {actual data loaded)
    X=$F000
```

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

| LDA | $[, X]$ |
| :--- | :--- |
| LDD | $[10, S]$ |
| LDA | $[B, Y]$ |
| LDD | $[, X++]$ |

## RELATIVE ADDRESSING

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter If the branch condition is true, then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (one byte offset) and long (two bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address interpreted modulo 216 . Some examples of relative addressing are:

|  | BEQ | CAT | (short) |
| :--- | :--- | :--- | :--- |
|  | BGT | DOG | (short) |
| CAT | LBEQ | RAT | (long) |
| DOG | LBGT | RABBIT | (long) |
|  | $\bullet$ |  |  |
|  | $\bullet$ |  |  |
| RAT | NOP |  |  |
| RABBIT | NOP |  |  |

## PROGRAM COUNTER RELATIVE

The PC can be used as the pointer register with 8 - or 16 -bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program counter relative addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the program counter. Examples are:

```
LDA CAT, PCR
LEAX TABLE, PCR
```

Since program counter relative is a type of indexing, an additional level of indirection is available.

```
LDA [CAT, PCR]
LDU [DOG, PCR]
```


## INSTRUCTION SET

The instruction set of the EF6809E is similar to that of the EF6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.
Some of the new instructions are described in detail betow

## PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register or set of registers with a single instruction.

## PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual push/pull se quence is fixed; each bit defines a unique register to push or pull, as shown below.

Push/Pull Postbyte


Stacking Orde

Increasing Memory
$\downarrow$

## TFR/EXG

Within the EF6809E, any register may be transferred to or exchanged with an other of like size; i.e., 8 -bit to 8 -bit or 16 -bit to 16 -bit. Bits $4-7$ of postbyte define the source register, while bits $0-3$ represent the destination register. These are denoted as follows:


All other combinations are undefined and INVALID

## LEAX/LEAY/LEAU/LEAS

The LEA (load effective address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data and tables in a position independent manner. For example:

```
LEAX MSG1,PCR
LBSR PDATA (Print message routine)
*
-
MSG1 FCC 'MESSAGE'
```

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the $X$ pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the auto increment and auto decrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows

$$
\text { LEAa }, b+\quad \text { (any of the } 16 \text {-bit pointer registers } X, Y \text {. }
$$

$U$, or $S$ may be substituted for a and b.)

1. $b \rightarrow$ temp
2. $b+1 \rightarrow b$
3 temp $\rightarrow a$
(calculate the EA)
(modify b, postincrement)
(load a)
LEAa , -b
3. $b-1 \rightarrow$ temp (calculate EA with predecrement)
4. $\mathrm{b}-1 \rightarrow \mathrm{~b} \quad$ (modify b, predecrement)
5. temp $\rightarrow a \quad$ (load $a)$

TABLE 3 - LEA EXAMPLES

| Instruction | Operation | Comment |
| :---: | :---: | :---: |
| LEAX 10. X | $x+10 \rightarrow x$ | Adds 5-Bit Constant 10 to X |
| LEAX 500, $X$ | $X+500 \rightarrow X$ | Adds 16-Bit Constant 500 to X |
| LEAY A, $V$ | $Y+A \rightarrow Y$ | Adds 8-Bit A Accumulator to $Y$ |
| LEAY D. Y | $Y+\mathrm{O} \rightarrow Y$ | Adds 16-8it D Accumutator to $Y$ |
| LEAU - 10. U | $U-10 \rightarrow U$ | Substracts 10 from U |
| LEAS - 10. S | $s-10 \rightarrow s$ | Used to Reserve Area on Stack |
| LEAS 10.S | $\mathrm{S}+10 \rightarrow \mathrm{~S}$ | Used to 'Clean Up' Stack |
| LEAX 5.S | $s+5 \rightarrow x$ | Transters As Well As Adds |

Auto increment-by-iwo and auto decrement by-two instructions work similarly. Note that LEAX,$X+$ does not change $X$, however LEAX, $-X$ does decrement $X$ LEAX $1, X$ should be used to increment $X$ by one.

## MUL

Multiplies the unsigned binary numbers in the $A$ and $B$ accumulator and places the unsigned result into the 16 -bit $D$ accumulator. This unsigned multiply also allows multipleprecision multiplications.

## LONG AND SHORT RELATIVE BRANCHES

The EF6809E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 - or 16 -bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position independent code can be easily generated through the use of relative branching. Both short ( 8 bit) and long ( 16 bit) branches are available

## SYNC

After encountering a sync instruction, the MPU enters a sync state, stops processing instructions, and waits for an interrupt. If the pending interrupt is non-maskable ( $\overline{\mathrm{NMI}}$ ) or maskable ( $\overline{\mathrm{FIRO}}, \overline{\mathrm{RO}}$ ) with its mask bit (F or I) clear, the processor will clear the sync state and perform the normal interrupt stacking and service routine. Since $\overline{\operatorname{FIRQ}}$ and $\overline{\mathrm{RQ}}$ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable ( $\overline{\mathrm{F} \mid \overline{\mathrm{RO}}, \overline{\mathrm{IRO}})}$ with its mask bit ( $F$ or I) set, the processor will clear the sync state and continue processing by executing the next in-line instruction. Figure 16 depicts sync timing

## SOFTWARE INTERRUPTS

A software interrupt is an instruction which will cause an interrupt and its associated vector fetch. These software interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this EF6809E and are prioritized in the following order: SWI, SWI2, SWI3.

## 16-BIT OPERATION

The EF6809E has the capability of processing 16 -bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes, and pulls.

## CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart (Figure 16) illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the EF6809E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the Howchart $\overline{\mathrm{VMA}}$ is an indication of FFFF 16 on the address bus, $R / \bar{W}=1$ and $B S=0$. The following examples iflustrate the use of the chart.

Example 1: LBSR (Branch Taken)
Before Execution $\mathrm{SP}=\mathrm{FOOO}$


CYCLE-BY-CYCLE FLOW

| Cycle | Address | Data | R $/ \bar{W}$ | Description |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 8000 | 17 | 1 | Opcode Fetch |
| 2 | 8001 | 20 | 1 | Offset High Byte |
| 3 | 8002 | 00 | 1 | Offset Low Byte |
| 4 | FFFF | $*$ | 1 | $\overline{V M A}$ Cycle |
| 5 | FFFF | $*$ | 1 | $\overline{V M A}$ Cycle |
| 6 | A000 | $*$ | 1 | Computed Branch Address |
| 7 | FFFF | $*$ | 1 | VMA Cycle |
| 8 | EFFF | 80 | 0 | Stack High Order Byte of <br> Return Address |
| 9 | EFFE | 03 | 0 | Stack Low Order Byte of <br> Return Address |

Example 2: DEC (Extended)

| $\$ 8000$ | DEC | $\$ A 000$ |
| :--- | :--- | :--- |
| $\$ A 000$ | FCB | $\$ 80$ |

CYCLE-BY-CYCLE FLOW

| Cycle " | Address | Data | R/ $\overline{\mathbf{W}}$ | Description |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 8000 | $7 A$ | 1 | Opcode Fetch |
| 2 | 8001 | A0 | 1 | Operand Address, High Byte |
| 3 | 8002 | 00 | 1 | Operand Address, Low Bute |
| 4 | FFFF | $*$ | 1 | VMA Cvcle |
| 5 | A000 | 80 | 1 | Read the Data |
| 6 | FFFF | $*$ | 1 | $\overline{\text { VMA Cycle }}$ |
| 7 | FFFF | IF | 0 | Store the Decremented Data |

*The data bus has the data at that particular address.

## INSTRUCTION SET TABLES

The instructions of the EF6809E have been broken down into five different categories. They are as foliows: 8 -bit operation (Table 4)
16-bit operation (Table 5)
Index register/stack pointer instructions (Table 6 )
Relative branches (long or short) (Table 7)
Miscellaneous instructions 17 able 8 )
Hexadecimal values for the instructions are given in Table 9.

## PROGRAMMING AID

Figure 18 contains a compilation of data that will assist you in programming the EF6809E
is necessary to bring the processor out of SYNC.
FIGURE 16 - SYNC TIMING

NOTES: 1. If the associated mask bit is set when the interrupt is requested, LC will go fow and this cycle will be an instruction fetch from address
will start with this cycle as $m$ on Figures 8 and 9 tinterrupt Timingl.
2. If mask bits are clear, $\bar{R} \bar{Q}$ and $\overline{F I R O}$ must be held low for three cycles to guarantee that interrupt will be taken, although only one cycle
3. Timing measurements are referenced to and from a low voltage of 0.8 voits and a high voltage of 2.0 volts, unless otherwise noted

FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 1 of 9 )



FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 3 of 9)


FIGURE 17 - CYCLE BY-CYCLE PERFORMANCE (Sheet 4 of 9)


FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 5 of 9 )


FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 6 of 9)


FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Shee: 7 of 9)


FIGURE 17 - CYCLE-BY-CYCLE PERFORMANCE (Sheet 8 of 9)


Etlective Address (EA)

Constant Offset from R
No Offset
5-Bit Offse:
8-Bit Offset
16-Bil Offset
Accumulator Offsel from $P$
A Regrster Offset
B Register Offsel
D Register Offse:
Auto increment Decrement $R$
increment by
Increment by 2
Decrement by 1
Decrement by 2
$\frac{\text { Constant Offset from PC }}{8 \text { Bit Offset }}$
16 Bit Offset

## Orect

## Extended

immedate
*The index register is incremented foilowing the indexed access

Index Register
-ndex Register
Index Register + Posi Byte
index Register + Post Bute High Post Byte Low

Index Register + A Register
ndex Register - E Register
Index Register + D Register

Index Register**
ndex Register"
noex Regrster .
index Register - 2

Program Counter + Oltset Bute
Program Counter - Ottset High Bute Oftset Low Butu
Direct Page Register Address Low
Address High Address Low
NNNN + 1


Constant Offset from A
No Oftset
5-Bit Offset
8. Bit Offset

16-Bit Offset
Accumulator Offset from $R$
A Register Otfset
B Register Offset
D Reguster Offset
Auto Increment/Decrement $R$
Increment by ?
Increment by 2
Decrement by 1
Decrement by 2
$\frac{\text { Constant Offset from } P C}{8-B_{1} \text { Offset }}$
8-Bit Offset
16. Bil Offset

## Direct

## Extended

immediate

[^1]Effective Address (EA:

Index Register
Incex Regrster
Index Register + Pos: Byte
Index Register + Post Byte High Post Byte Low

Index Register + A Register
Index Register + B Register
Index Register + D Register

Index Register*
Index Register*
index Register - 1
Index Regrster - 2

Program Counter - Offset Byte
Program Counter + Oftsel Hign Bute Offsel Low Bute
Drect Page Register Address Low
Address High Address Low
NNAN + 1

TABLE 4 - 8-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

| Mnemonic(s) | Operation |
| :---: | :---: |
| ADCA, ADCB | Add memory 10 accumulator with carry |
| ADDA, ADDE | Add memory to accumulator |
| ANDA, ANOB | And memory with accumblator |
| ASL. ASLA, ASLB | Arthmenc shift of accumulator or memory left |
| ASR, ASRA, ASRB | Arithmetic shift of accumulator or memory fight |
| BITA, BITB | Bit test memory with accumulator |
| CLR, CLRA, CLRB | Clear accumulator or memory location. |
| CMPA, CMPB | Compare memory from accumulator |
| COM, COMA, COMB | Complement accumulator or memory location |
| DAA | Decimal adjust A accumulator |
| DEC, DECA. DECB | Decrement accumulator or memory location |
| EORA, EORB | Exclusive or memory with accumulator |
| EXG R1, R2 | Exchange R1 with R2 iR1, R2 $=\mathrm{A}, \mathrm{B}, \mathrm{CC}, \mathrm{DF}$ \} |
| INC, INCA. INCB | Increment accumulator or memory location |
| LDA, LDB | Load accurnulator from memory |
| LSL, LSLA, LSLB | Logical shift left accumulator or memory location |
| LSA, LSRA, LSRB | Logical shift right accumulator or memory location |
| MUL | Unsigned multiply ( $\mathrm{A} \times \mathrm{B} \rightarrow \mathrm{D}$ ) |
| NEG, NEGA, NEGB | Negate accumulator or memory |
| ORA, ORB | Or memory with accumulator |
| ROL, ROLA, ROLB | Rotate accumulator or memory left |
| ROR, RORA, RORB | Rotate accumulator or memory right |
| SBCA, SBCB | Subtract memory from accumulator with borrow |
| STA, STB | Store accumulator to memory |
| SUBA, SUBE | Subtract memory from accumulator |
| TST, TSTA, TSTB | Test accumulator or memory location |
| IFR R1, R2 | Transfer R1 to R2 (R1, R2 $=A, B, C C, D P$ ) |

NOTE: A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU IPULS. PULUl instructions.

TABLE 5 - 16-BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

| Mnemonic(s) |  |
| :--- | :--- |
| ADDD | Add memory to $D$ accumulator |
| CMPD | Compare memory from $D$ accumulator |
| EXG D, R | Exchange $D$ with $X, Y, S, U$ or $P C$ |
| LDD | Load $D$ accumulator from memory |
| SEX | Sign Extend B accumulator into $A$ accumulator |
| STD | Store $D$ accumulator to memory |
| SUBD | Subtract memory from $D$ accumulator |
| TFR D, $A$ | Transfer $D$ to $X, Y, S, U$ or $P C$ |
| TFR R, D | Transfer $X, Y, S, U$ or $P C$ to $D$ |

NOTE: D may be pushed (pulled) to ether stack with PSHS. PSHU (PULS,
PULUl instructions.
TABLE 6 - INDEX REGISTER/STACK POINTER INSTRUCTIONS

| Instruction | Description |
| :---: | :---: |
| CMPS. CMPU | Compare mernory from stack pointer |
| CMPX, CMPY | Compare memory trom ridex register |
| EXGR1. A2 | Exchange $D, X, Y, S, U$ or $P C$ with $D . X, Y, S, U$ or $P C$ |
| LEAS, LEAU | Load effective address into stack pointer |
| LEAX, LEAY | Load effective address rito index regrster |
| LDS LDU | Load stack polriter from memory |
| LDX. LDY | Load index register from memory |
| PSHS | Push A, B, CC, DP, D, X, Y, U or PC onto hardware stack |
| PSHU | Pusti A, B, CC, DP, D, X, Y, S, or PC onto user stack |
| PULS | Pull A, B, CC, DP. D, X, Y U or PC from hardware stack |
| PULU | Pull A. B, CC, DP, D, X, Y, S or PC frum hardware stack |
| STS. STU | Siore stack pomter to memiory |
| STX, STY | Store index register to memory |
| TFR R1. R2 | Transter D, X, Y, S, U u PC to D X, Y, S. U or PC |
| $A B X$ | Add $B$ accumulator to $\times$ iunsigned |

TABLE 7 - BRANCH INSTRUCTIONS

| Instruction | Description |
| :---: | :---: |
| SIMPLE BAANCHES |  |
| BEO LBEO | Branch it equal |
| BNE, L.BNE | Branch if not equal |
| BMI, LBMI | Branch if minus |
| BPL, LBPL | Branch if plus |
| BCS, LBCS | Branch if carry set |
| BCC. LBCC | Branch if carry clear |
| BVS LBVS | Branch if overflow set |
| $B \vee C$ LBVC | Branch if overflow clear |
| SIGNED BRANCHES |  |
| BGT, LBGT | Branch if greate isignedi |
| BVS. LBVS | Branch if invalid 2's complement result |
| BGE, LBGE | Branch if greater than or equal (signed) |
| BEO, LBEO | Branch if equal |
| BNE, LBNE | Branch if not equa! |
| BiE, LBLE | Branch if less than or equal (signed) |
| BVC, LBVC | Branch if valid 2 s complement result |
| BLT. LBLT | Branch if less than Isigned) |
| UNSIGNED BRANCHES |  |
| BHI, LBHI | Branch if higher turisigned) |
| BCC, $\angle B C C$ | Branch if higher or same funsigned! |
| BHS, LBHS | Branch if higher or same tunsigned) |
| BEC. LBEO | Branch if equal |
| BNE LBNE | Branch it not equal |
| 3LS LBLS | Branch if iower or same lunsigned) |
| BCS, LBCS | Branch if lower (unsigned) |
| BLO LBLO | Branch if lower (unsigned) |
| OTHER BRANCHES |  |
| BSR, LBSR | Branch to subrouline |
| BFA, LBAA | Branch always |
| BRN, LBRN | Branch never |

TABLE 8 - MISCELLANEOUS INSTRUCTIONS

| Instruction | Description |
| :--- | :--- |
| ANDCC | AND condition code register |
| CWAI | AND condition code register, then wat for interrupl |
| NOP | No operation |
| ORCC | OR condition code register |
| JMP | Jump |
| JSR | Jump to subroutine |
| RTI | Return from interrupt |
| RTS | Return from subroutine |
| SWI. SWI2, SWI3 | Sofiware interrupt labsolute indifect |
| SYNC | Synchronize with interrupt line |

TABLE 9 - hexadecimal values of machine codes

| OP | Mnem | Mode | - | 1 | OP | Mnem | Mode | $\sim$ | 1 | OP | Mnem | Mode | - | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | NEG |  | 6 | 2 | 30 | LEAX | Indexed | $4+$ | $2+$ | 60 | NEG | Indexed | $6+$ | $2+$ |
| 01 | * | 0 | 6 | 2 | 31 | LEAY | A | $4+$ | $2+$ | 61 |  | A |  |  |
| 02 | - |  |  |  | 32 | LEAS | $\downarrow$ | $4+$ | $2+$ | 62 |  |  |  |  |
| 03 | COM |  | 6 | 2 | 33 | LEAU | Indexed | 4+ | $2+$ | 63 | COM |  | $6+$ | $2+$ |
| 04 | LSA |  | 6 | 2 | 34 | PSHS | Immed | $5+$ | 2 | 64 | LSR |  | $6+$ | $2+$ |
| 05 | * |  |  |  | 35 | PULS | Immed | $5+$ | 2 | 65 | * |  |  |  |
| 06 | ROR |  | 6 | 2 | 36 | PSHU | Immed | $5+$ | 2 | 66 | ROR |  | $6+$ | $2+$ |
| 07 | ASA |  | 6 | 2 | 37 | pulu | 1 mmed | $5+$ | 2 | 67 | ASR |  | $6+$ | $2+$ |
| 08 | ASL, LSL |  | 6 | 2 | 38 | * | - |  |  | 68 | ASL, LSL |  | $6+$ | $2+$ |
| 09 | ROL |  | 6 | 2 | 39 | RTS | Inherent | 5 | 1 | 69 | ROL |  | $6+$ | $2+$ |
| OA | DEC |  | 6 | 2 | 3A | $A B X$ | 4 | 3 | 1 | 6 A | DEC |  | $6+$ | $2+$ |
| OB | * 1 |  |  |  | 3 B | RTI |  | 6/15 | 1 | 6 BC | * |  |  | $2+$ |
| OC | INC |  | 6 | 2 | 3 C | CWAI | $\checkmark$ | $\geq 20$ | 2 | 6 C | INC |  | $6+$ | $2+$ |
| 00 | TST |  | 6 | 2 | 3 D | MUL | Inherent | 11 | 1 | 6D | TST | , | 6+ | $2+$ |
| OE | JMP | $\downarrow$ | 3 | 2 | 3 BF |  | tnherent |  |  | 6 EF |  | Indexed |  | $2+$ <br> $2+$ |
| OF | CLR | Direct | 6 | 2 | 3 F | SWI | Inherent | 19 | 1 |  |  |  |  | $2+$ |
| 10 | Page 2 | - | - | - |  | NEGA | Inherent | 2 | 1 | 70 |  | Extended | 7 | 3 |
| 11 | Page 3 | - | - | - | 41 |  |  |  |  | 7 |  |  |  |  |
| 12 | NOP | Interent | 2 | 1 | 42 |  |  |  |  | 73 |  |  | 7 | 3 |
| 13 | SYNC | Inherent | $\geq 4$ | 1 | 43 | COMA |  | 2 | 1 | 73 74 | COM |  | 7 | 3 |
| 14 | * |  |  |  | 44 | LSRA |  | 2 | 1 | 74 75 | LSA |  | , | 3 |
| 15 | * |  |  |  | 45 |  |  | 2 | 1 | 76 | ROR |  | 7 | 3 |
| 16 | LBRA | Relative | 5 | 3 | 46 | RORA |  | 2 | 1 |  | ASA |  | 7 | 3 |
| 17 | LBSR | Relative | 9 | 3 | 47 | ASRA |  | 2 | 1 | 78 | ASL, LSL |  | 7 | 3 |
| 18 | DAA |  |  |  | 48 | ASLA. LSLA ROLA |  | 2 | 1 | 79 | ROL |  | 7 | 3 |
| 19 | DAA | Inherent | 2 | 1 | 49 | DECA |  | 2 | 1 | 7 A | DEC |  | 7 | 3 |
| 1 A | ORCC | Immed | 3 | 2 | 4A | DECA |  | 2 | 1 | 78 | - |  |  |  |
| 18 | * | Immed |  |  | $4 \mathrm{4B}$ | INCA |  | 2 | 1 | 7C | INC |  | 7 | 3 |
| 1C | ANDCC | Immed | 3 | 2 | 4 C | TSTA |  | 2 | 1 | 70 | TST |  | 7 | 3 |
| 10 1E | SEX EXG | Inherent Immed | 8 | 2 | 4 E |  | $\downarrow$ |  |  | 7 E | JMP |  | 4 | 3 |
| 1 F | TFR | Immed | 6 | 2 | 4F | ClRA | Inherent | 2 | 1 | 7F | CLR | Extended |  | 3 |
|  |  |  |  |  |  |  | Inherent | 2 | 1 | 80 | SUBA | Immed | 2 | 2 |
|  | BRA BRN | Relative | 3 | 2 | 51 | * | 4 |  |  | 81 | CMPA | 4 | 2 | 2 |
| 21 | BRN BHI | - | 3 | 2 | 52 |  |  |  |  | 82 | SBCA |  | 2 | 2 |
| 22 | BLS |  | 3 | 2 | 53 | COMB |  | 2 | 1 | 83 | SUBD |  | 4 | 3 |
| 24 | BHS, BCC |  | 3 | 2 | 54 | LSRB |  | 2 | 1 | 84 | ANDA |  | 2 | 2 |
| 25 | BLO, BCS |  | 3 | 2 | 55 |  |  |  |  | 85 | BITA |  | 2 | 2 |
| 26 | BNE |  | 3 | 2 | 56 | RORB |  | 2 | 1 | 86 | LDA |  | 2 | 2 |
| 27 | BEO |  | 3 | 2 | 57 | ASRB |  | 2 | 1 | 87 |  |  |  |  |
| 28 | BVC |  | 3 | 2 | 58 | ASLB, LSLB |  | 2 | 1 | 88 | EORA |  | 2 | 2 |
| 29 | BVS |  | 3 | 2 | 59 | ROLB |  | 2 | 1 | 89 | ADCA |  | 2 | 2 |
| 2A | BPL |  | 3 | 2 | 5 A | DECB |  | 2 | 1 | 8A | ORA |  | 2 | 2 |
| 2 B | BMI |  | 3 | 2 | 58 | * |  |  |  | 8 B | ADDA | $\dagger$ | 2 | 2 |
| 2 C | BGE |  | 3 | 2 | 5 C | INCB |  | 2 | 1 | 8 C | CMPX | Immed | 4 | 3 |
| 2 D | BLT |  | 3 | 2 | 5 D | TSTB |  | 2 | 1 | 8 D | BSR | Relative | 7 | 2 |
| 2 E | BGT | , | 3 | 2 | 5 E |  | ) |  |  | 8 BF | ${ }_{*}^{\text {LDX }}$ | immed |  | 3 |
| 2 F | BLE | Relative | 3 | 2 | 57 | CLRB | Inherent | 2 | 1 | 8 F |  |  |  |  |

LEGEND

[^2]TABLE 9 - heXAdecimal values of machine codes (CONTINUED)


FIGURE 18 - PROGRAMMING AID


FIGURE 18 - PROGRAMMING AID (CONTINUED)


NOTES:

1. This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, Table 2
2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers

The 8 bit registers are: $A, B, C C, D P$
The 16 bit registers are: $X, Y, U, S, D, P C$
3. $E A$ is the effective address
4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled
5. $5(6)$ means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions)
6. SWI sets 1 and $F$ bits. SW12 and SWI3 do not affect $I$ and $F$
7. Conditions Codes set as a direct result of the instruction

8 Vaue of half-carry flag is undefined.
9. Special Case - Carry set if b7 is SET.

## Branch Instructions

| Instruction | Forme | Addresaing <br> Mode <br> Aeletive |  |  | Deacription | 5 | 3 | 2 | 1 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OP | -5 | 1 |  |  | N | 2 |  | V | C |
| BCC | $\begin{aligned} & 8 C C \\ & 18 C C \end{aligned}$ | $\begin{aligned} & 24 \\ & 10 \\ & 24 \\ & \hline \end{aligned}$ | $\begin{gathered} 3 \\ 516! \end{gathered}$ | 2 | Branch $\mathrm{C}=0$ Long Branch $C=0$ | $\stackrel{\rightharpoonup}{*}$ | - |  |  | - | - |
| BCS | $\begin{array}{\|l} \hline \mathrm{BCS} \\ \mathrm{LBCS} \end{array}$ | $\begin{aligned} & 25 \\ & 10 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5161 \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch $C=1$ Long Branch $C=1$ | - | - | - |  | - | - |
| BEO | $\begin{aligned} & \text { BEO } \\ & \text { LBEO } \end{aligned}$ | $\begin{aligned} & 27 \\ & 10 \\ & 27 \\ & \hline \end{aligned}$ | $\left\|\begin{array}{c\|} 3 \\ 5 i 6! \end{array}\right\|$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { Branch } Z=1 \\ & \text { Long Branch } \\ & Z=1 \end{aligned}$ |  | - | - |  | - | - |
| BGE | $\begin{aligned} & \text { BGE } \\ & \text { LBGE } \end{aligned}$ | $\begin{aligned} & 2 \mathrm{C} \\ & 10 \\ & 2 \mathrm{C} \end{aligned}$ | $\begin{array}{c\|} \hline 3 \\ 5(61 \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch $z$ Zero Long Branch 2 Zeru | - | - |  |  | - | - |
| BGT | $\begin{aligned} & \hline \text { BGT } \\ & \text { LBGT } \end{aligned}$ | $\begin{aligned} & 2 \mathrm{E} \\ & 10 \\ & 2 \mathrm{E} \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch > Zero Long Branch > Zero |  | - |  |  | - | - |
| BHI | $\begin{aligned} & \mathrm{BHI} \\ & \mathrm{LBH} \end{aligned}$ | $\begin{aligned} & 22 \\ & 10 \\ & 22 \end{aligned}$ | $\begin{gathered} 3 \\ 5(6) \end{gathered}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch Higher Long Branch Higher |  | - |  |  |  | $\bullet$ |
| BHS | BHS <br> LBHS | $\begin{aligned} & 24 \\ & 10 \\ & 24 \\ & \hline \end{aligned}$ | $\begin{gathered} 3 \\ 5(6) \end{gathered}$ | 2 4 | ```Branch Higher or Same Long Branch Higher or Same``` | - | - |  |  | - | - |
| BLE | $\begin{aligned} & B L E \\ & \text { BLE } \end{aligned}$ | $\begin{aligned} & 2 F \\ & 10 \\ & 2 F \end{aligned}$ | $\begin{gathered} 3 \\ 5(6) \end{gathered}$ | 2 | Branch $\leq$ Zero Long Branch $\leq$ Zero | - | - |  |  |  | - |
| BLO | $\begin{aligned} & \text { BLO } \\ & \text { LBLO } \end{aligned}$ | $\begin{aligned} & 25 \\ & 10 \\ & 25 \end{aligned}$ | $\begin{gathered} 3 \\ 516! \end{gathered}$ | 2 | Branch lower Long Branch Lower | - |  |  |  | - | - |

SIMPLE BRANCHES

|  | OP | $\sim$ | 1 |
| :--- | ---: | ---: | ---: |
| BRA | 20 | 3 | 2 |
| LBRA | 16 | 5 | 3 |
| BRN | 21 | 3 | 2 |
| LBRN | 1021 | 5 | 4 |
| BSR | $8 D$ | 7 | 2 |
| LBSR | 17 | 9 | 3 |


| Instruction | Form: | Addretaing <br> Mode <br> Rerative |  |  | Dencription | H | 3 | 2 |  | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OP | -5 | 1 |  |  | N | 2 |  | $\checkmark$ | C |
| BLS | $\begin{aligned} & \text { BLS } \\ & \text { LBLS } \end{aligned}$ | $\begin{array}{\|c\|} \hline 23 \\ 10 \\ \hline 23 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 3 \\ 5161 \\ \hline \end{array}$ | 2 | Branch Lower or Same Long Branch Lower or Same | - | - |  |  | - | - |
| BLT | $\begin{aligned} & B L T \\ & B L T \end{aligned}$ | $\left[\begin{array}{c} 2 \mathrm{D} \\ 10 \\ 20 \end{array}\right]$ | $\begin{gathered} 3 \\ 5,6! \end{gathered}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch<Zero Long Branch<Zero | - |  |  |  | - | - |
| BMI | BM LBMI | $\begin{array}{\|r\|} \hline 28 \\ 10 \\ 28 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch Minus Long Branch Minus | - |  |  |  | - | - |
| BNE | BNE <br> LBNE | $\begin{aligned} & 26 \\ & 10 \\ & 26 \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branen $Z=0$ Long Branch $Z=0$ | - |  |  | - | - | - |
| 8PL | $\begin{aligned} & \mathrm{BPL} \\ & \mathrm{LBPL} \end{aligned}$ | $\begin{array}{r} 2 A \\ 10 \\ 2 \mathrm{~A} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 3 \\ 5169 \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch Plus Long Branch Plus | - |  |  |  | - | - |
| BRA | $\begin{aligned} & \text { BRA } \\ & \text { LBRA } \end{aligned}$ | $\begin{aligned} & 20 \\ & 16 \end{aligned}$ | $\begin{aligned} & 3 \\ & 5 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | Branch Always Long Branch Always | - |  |  |  | - | $\bullet$ |
| BAN | $\begin{aligned} & \hline \text { BRN } \\ & \text { LBRN } \end{aligned}$ | $\begin{aligned} & 21 \\ & 10 \\ & 21 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3 \\ & 5 \end{aligned}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch Never Long Branch Never | - |  |  | - | - | $\bullet$ |
| BSR | $\begin{aligned} & \text { BSR } \\ & \text { LBSR } \end{aligned}$ | $\begin{aligned} & 80 \\ & 17 \end{aligned}$ | $\begin{aligned} & 7 \\ & 9 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | Branch to Subroutine Long Branch to Subroutine | - |  |  | - | - | - |
| BVC | $\begin{aligned} & B \vee C \\ & \angle B \vee C \end{aligned}$ | $\begin{aligned} & 28 \\ & 10 \\ & 28 \\ & \hline \end{aligned}$ | $\begin{gathered} 3 \\ 5161 \end{gathered}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch $V=0$ Long Branch $v=0$ | - |  |  | - | - | - |
| BVS | $\begin{aligned} & \mathrm{B} \vee \mathrm{~S} \\ & \mathrm{LB} \vee \mathrm{~S} \end{aligned}$ | $\begin{aligned} & 29 \\ & 10 \\ & 29 \end{aligned}$ | $\begin{gathered} 3 \\ 5(6) \end{gathered}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | $\begin{gathered} \text { Branch } V=1 \\ \text { Long Branch } \\ V=1 \end{gathered}$ | - |  |  |  | - | - |

SIMPLE CONDITIONAL BRANCHES (Notes 1-4)

| Test | True | OP | False | OP |
| :--- | :--- | :--- | :--- | :--- |
| $N=1$ | $B M I$ | $2 B$ | $B P L$ | $2 A$ |
| $Z=1$ | $B E Q$ | 27 | $B N E$ | 26 |
| $V=1$ | $B V S$ | 29 | $B V C$ | 28 |
| $C=1$ | $B C S$ | 25 | $B C C$ | 24 |

SIGNED CONDITIONAL BRANCHES (Notes 1-4)

| Test | True | OP | False | OP |
| :--- | :--- | :--- | :--- | :--- |
| $r>m$ | BGT | $2 E$ | BLE | $2 F$ |
| $r \geq m$ | BGE | $2 C$ | $B L T$ | $2 D$ |
| $r=m$ | BEO | 27 | $B N E$ | 26 |
| $r \leq m$ | $B L E$ | $2 F$ | $B G T$ | $2 E$ |
| $r<m$ | $B L T$ | 20 | $B G E$ | $2 C$ |

UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)

| Test | True | OP | Faise | OP |
| :--- | :--- | :--- | :--- | :--- |
| $1>m$ | BHI | 22 | BLS | 23 |
| $r \geq m$ | BHS | 24 | BLO | 25 |
| $r=m$ | BEO | 27 | BNE | 26 |
| $i \leq m$ | BLS | 23 | BHI | 22 |
| $1<m$ | BLO | 25 | BHS | 24 |

## NOTES

1. All conditional branches have both short and long variations
2. All short branches are 2 bytes and require 3 cycles.
3. All conditional long branches are formed by prefixing the short branch opcode with $\$ 10$ and using a 16 -bit destination offset
4. All conditional long branches require 4 bytes and 6 cycles if the branch is taken or 5 cycles if the branch is not taken.
5. $5(6)$ means: 5 cycles if branch not taken. 6 cycles if taken.

INDEXED ADDRESSING MODES

| Type | Forms | Nondirect |  |  |  | Indirect |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Assembler Form | Post-Byte Opcode | $+1$ | + | Assembler Form | Post-Byte Opcode | + | $+$ |
| Constant Offet From R | No Oftset 5-Bit Offset 8-Bit Offset 16-Bit Offset | $\begin{aligned} & . R \\ & \cap, R \\ & \mathrm{n}, \mathrm{R} \\ & \mathrm{n}, \mathrm{R} \\ & \hline \end{aligned}$ | 1RROO100 <br> ORRnnnnn <br> 1RRO1000 <br> 1RR01001 | 0 <br> 1 <br> 1 <br> 4 <br> 4 | 0 <br> 0 <br> 1 <br> 1 <br> 2 | \{. R] default [ $\mathrm{n}, \mathrm{R}$ ] $(n, R)$ | 1RR10100 ts to 8 -bit \|RR1 1000 TRR11001 |  | 0 1 2 |
| Accumulator Ofiset From R | A - Register Offset B - Register Offset D- Register Offset | $\begin{aligned} & \text { A, A } \\ & \text { B, R } \\ & \text { D, } A \end{aligned}$ | $\begin{aligned} & \text { I RROO110 } \\ & \text { 1RROOTO1 } \\ & \text { 1RRO1011 } \end{aligned}$ | 1 <br> 1 <br> 4 | 0 0 0 0 | $\begin{array}{ll} {[A, R]} \\ {[B,} & R] \\ {[D,} & R] \end{array}$ | $\begin{aligned} & \text { 1RR10110 } \\ & \text { 1RR10101 } \\ & \text { 1RR11011 } \end{aligned}$ | 4 4 7 7 | 0 |
| Auto Increment/Decrement R | Increment By 1 <br> Increment By 2 <br> Decrement By 1 <br> Decrement By 2 | $\begin{gathered} R+ \\ R++ \\ -R \\ -R \end{gathered}$ | 1RROCOO00 <br> TRR00001 <br> 1RR00010 <br> 1RR0001 | 2  <br> 3  <br> 2  <br> 3  | 0 0 0 0 0 | $\begin{gathered} \text { not } \\ {[, \mathrm{R}++\mathrm{l}} \\ \mathrm{no} \\ {[,-\mathrm{R}]} \end{gathered}$ | allowed \|IRR10001 allowed 1RR10011 | 6 | 0 |
| Constant Offset From PC | 8-Bit Offset <br> 16-Bit Offset | $\begin{aligned} & \mathrm{n}, \mathrm{PCR} \\ & \mathrm{n}, \mathrm{PCR} \end{aligned}$ | $1 \times \times 01100$ $1 \times \times 01101$ | 1 | 2 | $\begin{aligned} & {[\mathrm{n}, \mathrm{PCR}]} \\ & {[\mathrm{n}, \mathrm{PCR}]} \end{aligned}$ | $\begin{aligned} & 1 \times x 11100 \\ & 1 \times \times 11101 \end{aligned}$ | 4 | 1 |
| Extended Indirect | 16-Bit Address | - | - | - | - | [ n ] | 10011111 | 5 | 2 |
| $R=X, Y, U, \text { or } S$$x=\text { Don't Care }$ |  | $\begin{array}{rlrl}\text { RR: } 00 & =X & 10 & =U \\ 01 & =Y & 11 & =S\end{array}$ |  |  |  |  |  |  |  |

INDEXED ADDRESSING POSTBYTE
REGISTER BIT ASSIGNMENTS

| Post-Byte Register Bit |  |  |  |  |  |  |  | Indexed Addressing Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| 0 | R | A | $\times$ | $\times$ | $\times$ | $x$ | $\times$ | $E A=, \mathrm{A}+5 \mathrm{BitOffs}$ |
| 1 | R | R | 0 | 0 | 0 | 0 | 0 | A + |
| 1 | R | R | 1 | 0 | 0 | 0 | 1 | R + + |
| 1 | R | R | 0 | 0 | 0 | 1 | 0 | - R |
| 1 | R | R | 1 | 0 | 0 | 1 | 1 |  |
| 1 | R | R | 1 | 0 | 1 | 0 | 0 | $E A=, \bar{A}+0$ Offset |
| 1 | R | R | 1 | 0 | 1 | 0 | 1 | $E A=, R+A C C B$ Offset |
| 1 | R | R | 1 | 0 | 1 | 1 | 0 | $E A=, R+A C C A$ Offset |
| 1 | R | R | 1 | 1 | 0 | 0 | 0 | $E A=, R+8$-Bit Offset |
| 1 | R | A | 1 | 1 | 0 | 0 | 1 | $E A=, R+16-$ Bit Offset |
| 1 | R | R | 1 | 1 | 0 | 1 | 1 | $E A=. R+D$ Offset |
| 1 | $\times$ | $\times$ | 1 | 1 | 10 | 0 | 0 | $\mathrm{EA}=, \mathrm{PC}+8$-Bit Offset |
| 1 | ${ }^{x}$ | x | 1 | 1 | 10 | 0 |  | $E A=, P C+16-$ it Offset |
| 1 | R | R | 1 | 1 | 1 | 1 | 1 | $E A=$ [. Address] |
|  |  |  |  |  |  |  |  |  |



Direct Page Register
CC-Condition Code


Carry-Borrow
Overfiow
Zero
Negative
IRO Interrupt Mask
Half Carry

- Fast Interrupt Mask
- Entire State on Stack


Register Field

| $0000=D(A \cdot B)$ | $0101=P C$ |
| :--- | :--- |
| $0001=X$ | $1000=A$ |
| $0010=Y$ | $1001=B$ |
| $0011=U$ | $1010=C C R$ |
| $0100=S$ | $1011=D P R$ |

$101=P C$
$0001=X \quad 1000=A$
$0010=Y$
$0100=\mathrm{S} \quad 1011=$ DPR

6809 Stacking Orde

| Pull Order |  |
| :---: | :---: |
| A |  |
| B |  |
| OP | 6809 Vectors |
| $\times \mathrm{H}_{4}$ | FFFE Restart |
| $\times$ Lo | FFFC NMI |
| $Y \mathrm{Hi}$ | FFFA SWI |
| Y ${ }^{\text {co }}$ | FFF8 IRO |
| $Y$ Lo | FFF6 FIRO |
| U/S Hi | FFF4 SW12 |
| U/S Lo | FFF2 SW13 |
| PCHi | FFFO Reserved |
| PC LO |  |
| Push Order |  |
|  |  |
| Increasing Memory |  |

## ORDERING INFORMATION




CB-182


ALSO AVAILABLE



[^0]:    * $\overline{N M}$, FIRO, and TRO requests are sampled on the talling edge of $O$. One cycie is required for synchronization betore these interrupts are recog. nuzed The pending inter ruptis! will not be serviced until completion of the current instruction unless a SYNC or CWAl condition is present. if $\overline{\mathrm{RO}}$ and F AO do not remain low until completion of the curent instruction, they may not be recognized. However, NMils latched and need only remain low for one cycle. No interrupts are recognized or latched between the falling edge of RESET and the rising edge of 85 indicating $\overline{R E S E T}$ acknowledge. See $\overline{R E S E T}$ sequence in the MPU flowchart in Figure 14

[^1]:    *The index register is incremented
    tollowing the indexed access

[^2]:    - Number of MPU cycles thess possible push pull or indexed-mode cycles)
    f Number of program bytes
    * Denotes unused opcode

