



EL2005/EL2005C



# **EL2005/EL2005C** High Accuracy Fast Buffer

### Features

- Low input current—50 pA
- Low offset and drift— 2 mV/25 μV/°C
- High slew rate—1500 V/µs
- Fast rise and fall time—2.5 ns
- High input resistance—1000 G $\Omega$
- Bandwidth—140 MHz
- Pin compatible with ELH0033
- MIL-STD-883 Revision C devices manufactured in U.S.A.

### Advantages

- No input loading
- Input current independent of input voltage
- Eliminates offset adjustments
- Drives cables directly

### **Ordering Information**

Part No.	Temp. Range	Package	Outline #
EL2005CG	$-25^{\circ}C$ to $+85^{\circ}C$	<b>TO-</b> 8	MDP0002
EL2005G	$-55^{\circ}$ C to $+125^{\circ}$ C	TO-8	MDP0002
EL2005G/883B	$-55^{\circ}$ C to $+125^{\circ}$ C	TO-8	MDP0002

# Connection Diagram $N^{C} \rightarrow V^{C+} \rightarrow V^{+} \rightarrow$


### **General Description**

The EL2005 is a high-speed, FET input buffer similar to ELH0033 and EL2004 but with input specifications significantly improved over the previous types. The input stage employs a cascode configuration to maintain constant input characteristics over the full  $\pm$  10V input range. The input looks like a 3 pF capacitor to ground in almost all cases since the DC bias current is constant with input voltage. In sample and hold circuits this results in an order of magnitude improvement in hold characteristics. Input offset voltage and offset voltage drift are also improved a factor of two over previous types.

These excellent DC characteristics are complemented by a wide 140 MHz bandwidth while the 1500 V/ $\mu$ s slew rate and excellent phase linearity of the ELH0033 family are preserved allowing direct plug-in replacement for upgraded performance. (For even faster operation see EL2004.)

Elantec facilities comply with MIL-I-45208A and are MIL-STD-1772 certified. Elantec's Military devices comply with MIL-STD-883B Revision C and are manufactured in our rigidly controlled, ultra-clean facilities in Milpitas, California. For additional information on Elantec's Quality and Reliability Assurance Policy and procedures request brochure QRA-1.

# Simplified Schematic



Note: All information contained in this data sheet has been carefully checked and is believed to be accurate as of the date of publication; however, this data sheet cannot be a "controlled document". Current revisions, if any, to these specifications are maintained at the factory and are available upon your request. We recommend checking the revision level before finalization of your design documentation. Patent pending. CMS # 2005DS © 1989 Elantec, Inc.



ute Maximum Rating	<b>gs</b> ( $T_{\rm A} = 25^{\circ}{\rm C}$ )			
Supply Voltage (V + $-$ V -)	40V	TA	Operating Temperature Range	
Input Voltage	40V		EL2005	$-55^{\circ}$ C to $+125^{\circ}$ C
Power Dissipation (See curves)	1.5W		EL2005C	$-25^{\circ}$ C to $+85^{\circ}$ C
Continuous Output Current	$\pm 100 \text{ mA}$	т <sub>Ј</sub>	<b>Operating Junction Temperature</b>	175°C
Peak Output Current	$\pm 250 \text{ mA}$	$T_{ST}$	Storage Temperature	$-65^{\circ}$ C to $+150^{\circ}$ C
			Lead Temperature	
			(Soldering, 10 seconds)	300°C
	Supply Voltage (V+ – V–) Input Voltage Power Dissipation (See curves) Continuous Output Current	Input Voltage40VPower Dissipation (See curves)1.5WContinuous Output Current±100 mA		$ \begin{array}{c ccccc} Supply Voltage (V^+ - V^-) & 40V & T_A & Operating Temperature Range \\ Input Voltage & 40V & EL2005 \\ Power Dissipation (See curves) & 1.5W & EL2005C \\ Continuous Output Current & \pm 100 \text{ mA} & T_J & Operating Junction Temperature \\ Peak Output Current & \pm 250 \text{ mA} & T_{ST} & Storage Temperature \\ Lead Temperature \\ \end{array} $

### Important Note:

All parameters having Min/Max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality inspection. Elantec performs most electrical tests using modern high-speed automatic test equipment, specifically the LTX77 Series system. Unless otherwise noted, all tests are pulsed tests, therefore  $T_J = T_C = T_A$ .

Test Level	Test Procedure
I	100% production tested and QA sample tested per QA test plan QCX0002.
п	100% production tested at $T_{ m A}=25^{\circ}{ m C}$ and QA sample tested at $T_{ m A}=25^{\circ}{ m C}$ ,
	$T_{MAX}$ and $T_{MIN}$ per QA test plan QCX0002.
III	QA sample tested per QA test plan QCX0002.
IV	Parameter is guaranteed (but not tested) by Design and Characterization Data.
v	Parameter is typical value at $T_A = 25^{\circ}C$ for information purposes only.

### DC Electrical Characteristics $v_{S}$ = $\pm$ 15V, $v_{IN}$ = 0V, $\tau_{MIN} \leq \tau_{A} \leq \tau_{MAX}$

				$\mathbf{EL}_2$	2005		EL2005C				
Parameter	Description	Test Conditions	Min	Тур	Max	Test Level	Min	Тур	Max	Test Level	Units
V <sub>OS</sub>	Output Offset Voltage	$\label{eq:RS} \begin{split} R_S &\leq 100 \ \text{k}\Omega, \ T_J = 25^{\circ}\text{C} \\ (\text{Note 1}) \end{split}$		2	5	I		3	10	I	mV
		$R_{S} \leq 100 \ k\Omega$			10	I			15	III	mV
$\Delta V_{OS} / \Delta T$	Average Temperature Coefficient of Offset Voltage	$R_{S} = 100\Omega$		25		v		25		v	μV/°C
PSRR	Supply Rejection	$\pm 10V \leq V_S \leq \pm 20V$	65	75		I	60	75		II	$\mathrm{d}\mathbf{B}$
I <sub>B</sub> Input Bias	Input Bias Current	$T_{J} = 25^{\circ}C$ (Notes 1 and 3)		2	50	I		5	100	I	pA
		$T_A = 25^{\circ}C$ (Notes 2 and 3)		50	500	IV		100	1000	IV	pA
		$T_J = T_A = T_{MAX}$		2	5	I		0.5	5	III	nA
A <sub>V</sub>	Voltage Gain	$\begin{split} R_{S} &= 100\Omega, R_{L} = 1 \ k\Omega, \\ V_{IN} &= \pm 10V \end{split}$	0.97	0.98	1.0	I	0.96	0.98	1.0	п	V/V
		$ \begin{aligned} R_{S} &= 100\Omega, R_{L} = 100\Omega, \\ v_{IN} &= \pm 10V \end{aligned} $	0.88	0.95	0.98	I	0.88	0.95	0.99	II	V/V
R <sub>IN</sub>	Input Impedance	$\begin{split} R_{L} &= 1 \ \text{k}\Omega, \\ -10 V \leq V_{IN} \leq \pm 10 V \end{split}$	2 ×10 <sup>9</sup>	10 <sup>12</sup>		I	$2 imes 10^9$	1012		IV	Ω
		$ \begin{aligned} \mathbf{T}_{\mathbf{J}} &= 25^{\circ} \mathbf{C} \text{ (Note 1),} \\ \mathbf{R}_{\mathbf{L}} &= 1 \text{ k} \Omega \end{aligned} $	10 <sup>10</sup>	10 <sup>12</sup>		I	1010	1012		I	Ω
R <sub>O</sub>	Output Impedance	$R_{L} = 1 k\Omega,$ $V_{IN} = \pm 1V$		4	8	I		4	9	II	Ω

				EL	2005			EL2	005C		Units
Parameter	Description	Test Conditions	Min	Тур	Max	Test Level	Min	Тур	Max	Test Level	
vo	Output Voltage Swing	$V_{IN} = \pm 14V,$ $R_{L} = 1 k\Omega$		±12.5		v		±12.5		v	v
		$\label{eq:VIN} \begin{split} V_{\rm IN} &= \pm 10.5 \text{V},  \text{R}_{\rm L} = 100 \Omega, \\ T_{\rm A} &= 25^{\circ} \text{C} \end{split}$	±9	±9.8		I	±9	±9.8		I	v
IS	Supply Current	$V_{IN} = 0$ (Note 1)		19	22	I		19	24	II	mA
PD	Power Consumption	$V_{IN} = 0$		570	660	I		570	720	II	mW


### AC Electrical Characteristics $T_C = 25^{\circ}C$ , $V_S = \pm 15V$ , $R_S = 50\Omega$ , $R_L = 1 \text{ k}\Omega$

		-	~		~	_			2005C		
				EI	2005						
Parameter D	Description	Test Conditions	Min	Тур	Max	Test Level	Min	Тур	Max	Test Level	Units
SR	Slew Rate	$V_{IN} = \pm 10V, V_{OUT} = \pm 5V$	1000	1500		III	1000	1500		III	V/µs
BW	Bandwidth	$V_{IN} = 1 V_{rms}$		140		v		140		v	MHz
$\phi_{\rm NL}$	Phase Non-Linearity	BW = 1 MHz to 20 MHz		2		v		2		v	Degree
t <sub>r</sub>	Rise Time	$\Delta V_{\rm IN}=0.5V$		2.5		v		2.5		v	ns
tP	Propagation Delay	$\Delta V_{\rm IN}=0.5V$		1.0		v		1.0		v	ns
HD	Harmonic Distortion	f >1 kHz		<0.1		v		<0.1		v	%
A <sub>V</sub>	Voltage Gain	$\begin{split} R_{S} &= 100\Omega, V_{IN} = 1 \ V_{rms}, \\ f &= 1 \ kHz \end{split}$	0.97	0.99	1.0	I	0.96	0.99	1.0	II	V/V
R <sub>O</sub>	Output Impedance	$V_{IN} = 1 V_{rms},$ f = 1 kHz		4	8	I		4	9	п	Ω


Note 1: Specification is at 25°C junction temperature due to requirements of high-speed automatic testing. Actual values at operating temperatures will exceed the value at  $T_J = 25$ °C. When supply voltages are  $\pm 15$ V, no-load operating junction temperatures may rise 40°C to 60°C above ambient and more under load conditions. Accordingly, V<sub>OS</sub> may change one to several mV, and I<sub>B</sub> will change significantly during warm-up. Refer to I<sub>B</sub> vs Temperature graph for expected values.


Note 2: Measured in still air seven minutes after application of power.

Note 3: Input bias current is guaranteed over the input range of  $-10V \leq V_{\rm IN} \leq$  + 10V.









### **Applications Information**

### **Recommended Layout Precautions**

RF/video printed circuit board layout rules should be followed when using the EL2005 since it will provide power gain to frequencies over 100 MHz. Ground planes are recommended and power supplies should be decoupled at each device with low inductance capacitors. In addition, ground plane shielding may be extended to the metal case of the device since it is electrically isolated from internal circuitry. Alternatively, the case should be connected to the output to minimize input capacitance.

### **Offset Voltage Adjustment**

The EL2005's offset voltages have been actively trimmed by laser to meet guaranteed specifications when the offset preset pin is shorted to the offset adjust pin. The pre-calibration allows the devices to be used in most DC or AC applications without individually offset nulling each device. If offset null is desirable, it is simply obtained by leaving the offset preset pin open and connecting a trim pot of  $200\Omega$  between the offset adjust pin and V- as illustrated on page 4.

# Operation from Single or Asymmetrical Power Supplies

This device type may be readily used in applications where symmetrical supplies are unavailable or not desirable. In this case, an apparent output offset occurs due to the device's voltage gain of less than unity. This additional output offset error may be predicted by:

$$\Delta V_{O} \approx (1 - A_{V}) \frac{(V + -V -)}{2} = 0.005 (V + -V -)$$

where:  $A_V = No$  load voltage gain, typically 0.99 V + = Positive supply voltage V - = Negative supply voltage

For example, with V + = +5V and V - = -12V,  $\Delta V_O$  would be -35 mV. This may be adjusted to zero as described above.

### **Short Circuit Protection**

In order to optimize transient response and output swing, output current limit has been omitted from the EL2005. Short circuit protection may be added by inserting appropriate value resistors between V+ and V<sub>C</sub>+ pins and V- and V<sub>C</sub>- pins as shown on page 4.

Resistor values may be predicted by:

$$R_{LIM} \cong \frac{V+}{I_{SC}} = \frac{V-}{I_{SC}}$$

where:  $I_{SC} \leq 100$  mA for EL2005

The inclusion of limiting resistors in the collectors of the output transistors reduces output voltage swing. Decoupling  $V_C$ + and  $V_C$ - pins with capacitors to ground will retain full output swing for transient pulses. An alternate active current limit technique that retains full DC output swing is also shown on page 4. In this circuit, the current sources are saturated during normal operation thus applying full supply voltage to the  $V_C$  pins. Under fault conditions, the voltage decreases as required by the overload.

$$R_{\text{LIM}} \cong \frac{V_{\text{BE}}}{I_{\text{SC}}} = \frac{0.6V}{60 \text{ mA}} = 10\Omega$$

### **Capacitive Loading**

The EL2005 is designed to drive capacitive loads such as coaxial cables in excess of several thousand picofarads without susceptibility to oscillation. However, peak current resulting from  $(C \times dV/dt)$  should be limited below absolute maximum peak current ratings for the devices.

Thus:

$$rac{\Delta V_{IN}}{\Delta t} imes C_L \leq I_{OUT} \leq \pm 250 \ mA$$

In addition, power dissipation resulting from driving capacitive loads plus standby power should be kept below the total package power rating:

$$\begin{split} \mathbf{P}_{D}\mathbf{p}\mathbf{k}\mathbf{g} &\geq \mathbf{P}_{DC} \,+\, \mathbf{P}_{AC} \\ \mathbf{P}_{D}\mathbf{p}\mathbf{k}\mathbf{g} &\geq (\mathbf{V}+\,-\,\mathbf{V}-)\,\times\,\mathbf{I}_{S} \,+\, \mathbf{P}_{AC} \end{split}$$

 $P_{AC} \cong (V_{P-P})^2 \times f \times C_L$ 


swing f = Frequency $C_{L} = Load Capacitance$ 

### Applications Information - Contd.

### **Operation within an Op Amp Loop**

The EL2005 may be used as a current booster or isolation buffer within a closed loop with op amps such as the ELH0032 and HA2500 and HA2600 series. An isolation resistor of  $47\Omega$  should be used between the op amp output and the input of EL2005. The wide bandwidth and high slew rates of the EL2005 assure that the loop has the characteristics of the op amp and that additional rolloff is not required.

### **Burn-In Circuit**



### Hardware

In order to utilize the full drive capabilities of the EL2005, it should be mounted with a heatsink, particularly for extended temperature operation. The case is isolated from the circuit and may be connected to system chassis.


### **IMPORTANT!**

Power supply bypassing is necessary to prevent oscillation with the EL2005 in all circuits. Low inductance ceramic disc capacitors with the shortest practical lead lengths must be connected from each supply lead (within  $\frac{1}{4}$ " to  $\frac{1}{2}$ " of the device package) to a ground plane. Capacitors should be one or two 0.1  $\mu$ F in parallel; adding a 4.7  $\mu$ F solid tantalum capacitor will help in troublesome instances.



## EL2005 Macromodel

* Connections:	inpu	t				
*		$\mathbf{v}$ +				
*	i		+ v c	:+		
*	i	i	1	v-		
*	ì	1	1	ľ	Vc	
				1	VC-	
*				I		output
*						
.subckt M2005	5	12	1	10	9	11
* Models						
.model qn npn (is	=5e-	14 bf =	= 150 v	af = 10	0 rc=	= 1  rb = 5  re = 1  ikf = 200 mA
+ cie $=$ 5pF cic $=$ 5	5pF m	ie=.42	mic=	.23 tf =	=.3n\$	S tr = 200 nS br = 5 vtf = 0
						=.2  rb = 3  re = 1  ikf = 100 mA
						.43 tr = 170nS br = 5 vtf = 0)
	-		-		-	= $10$ pF cgs = 7pF lambda = $671e-6$ )
.model qfb njf(vto					-	
* Resistors						r
r1 21 22 30						
r2 7 10 30						
r3 25 11 3						
r4 11 26 3						
* Transistors						
j1a 20 5 21 qfb						
j1b 28 10 27 qfb						
j2 12 11 20 qfa						
j4 24 10 28 qfa						
q3 22 22 23 qn						
q4 1 22 25 qn						
q5 24 24 23 qp						
q6 9 24 26 qp						
q7 27 27 7 qn						
.ends						



BLANK

### **General Disclaimer**

Specifications contained in this data sheet are in effect as of the publication date shown. Elantec, Inc. reserves the right to make changes in the circuitry or specifications contained herein at any time without notice. Elantec, Inc. assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.



Elantec, Inc. 1996 Tarob Court Milpitas, CA 95035 Telephone: (408) 945-1323 (800) 333-6314 Fax: (408) 945-9305 European Office: 44-71-482-4596

### WARNING - Life Support Policy

Elantec, Inc. products are not authorized for and should not be used within Life Support Systems without the specific written consent of Elantec, Inc. Life Support systems are equipment intended to support or sustain life and whose failure to perform when properly used in accordance with instructions provided can be reasonably expected to result in significant personal injury or death. Users contemplating application of Elantec, Inc. products in Life Support Systems are requested to contact Elantec, Inc. factory headquarters to establish suitable terms & conditions for these applications. Elantec, Inc.'s warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.