

Data Sheet

May 17, 2005

专业PCB打样工

FN7450.1

崔山9打打,告L9112

Triple Differential Receiver/Equalizer

The EL9111 and EL9112 are triple channel differential receivers and equalizers. They contains three high speed differential receivers with five programmable poles. The outputs of these pole blocks are then summed into an output buffer. The equalization length is set with the voltage on a single pin. The EL9111 and EL9112 also contain a 3-statable output, enabling multiple devices to be connected in parallel and used in a multiplexing application.


The gain can be adjusted up or down on each channel by 6dB using its VGAIN control signal. In addition, a further 6dB of gain can be switched in to provide a matched drive into a cable.

The EL9111 and EL9112 have a bandwidth of 150MHz and consume just 108mA on ±5V supply. A single input voltage is used to set the compensation levels for the required length of cable.

The EL9111 is a special version of the EL9112 that decodes syncs encoded onto the common modes of three pairs of CAT-5 cable by the EL4543. (Refer to the EL4543 datasheet for details.)

The EL9111 and EL9112 are available in a 28-pin QFN package and are specified for operation over the full -40°C to +85°C temperature range.

Pinouts




Features

- WWW.DZSC 150MHz -3dB bandwidth
- CAT-5 compensation
 - 50MHz @ 1000 ft
 - 125MHz @ 500 ft
- 108mA supply current
- Differential input range 3.2V
- Common mode input range -4V to +3.5V
- ±5V supply
- Output to within 1.5V of supplies
- Available in 28-pin QFN package
- Pb-free available (RoHS compliant)

Applications

- · Twisted-pair receiving/equalizer
- KVM (Keyboard/Video/Mouse)
- · VGA over twisted-pair
- · Security video





Ordering Information

PART NUMBER	PACKAGE	TAPE & REEL	PKG. DWG. #	PART NUMBER	PACKAGE	TAPE & REEL	PKG. DWG.
EL9111IL	28-Pin QFN	-	MDP0046	EL9112IL	28-Pin QFN	-	MDP0046
EL9111IL-T7	28-Pin QFN	7"	MDP0046	EL9112IL-T7	28-Pin QFN	7"	MDP0046
EL9111IL-T13	28-Pin QFN	13"	MDP0046	EL9112IL-T13	28-Pin QFN	13"	MDP0046
EL9111ILZ (Note)	28-Pin QFN (Pb-Free)	-	MDP0046	EL9112ILZ (Note)	28-Pin QFN (Pb-Free)	-	MDP0046
EL9111ILZ-T7 (Note)	28-Pin QFN (Pb-Free)	7"	MDP0046	EL9112ILZ-T7 (Note)	28-Pin QFN (Pb-Free)	7"	MDP0046
EL9111ILZ-T13 (Note)	28-Pin QFN (Pb-Free)	13"	MDP0046	EL9112ILZ-T13 (Note)	28-Pin QFN (Pb-Free)	13"	MDP0046

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Absolute Maximum Ratings (T_A = 25°C)

Supply Voltage between V _S + and V _S 12V
Maximum Continuous Output Current per Channel
Power Dissipation
Pin Voltages

Storage Temperature	65°C to +150°C
Ambient Operating Temperature	40°C to +85°C
Die Junction Temperature	150°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

Electrical Specifications V_{SA} + = V_A + = +5V, V_{SA} - = V_A - = -5V, T_A = 25°C, unless otherwise specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
AC PERFORM	ANCE		1	1		
BW	Bandwidth	(See Figure 1)		150		MHz
SR	Slew Rate	V_{IN} = -1V to +1V, V_G = 0.39, V_C = 0, R _L = 75 + 75 Ω		1.5		kV/µs
THD	Total Harmonic Distortion	10MHz 2V _{P-P} out, V _G = 1V, X2 gain, V _C = 0		-50		dBc
DC PERFORM	ANCE	L	1	I	<u> </u>	
V(V _{OUT})OS	Offset Voltage	X2 = high, no equalization	-110	-10	+78	mV
ΔV_{OS}	Channel-to-Channel Offset Matching	X2 = high, no equalization	-100	0	+100	mV
INPUT CHARA	CTERISTICS		1	1	11	
CMIR	Common-mode Input Range			-4/+3.5		V
O _{NOISE}	Output Noise	$V_G = 0V, V_C = 0V, X2 = HIGH, R_{LOAD} = 150\Omega$, Input 50 Ω to GND, 10MHz		-110		dBm
CMRR	Common-mode Rejection Ratio	Measured at 10kHz		-80		dB
CMRR	Common-mode Rejection Ratio	Measured at 10MHz		-55		dB
CMBW	CM Amplifier Bandwidth	10K 10pF load		50		MHz
CM _{SLEW}	CM Slew Rate	Measured @ +1V to -1V		100		V/µs
CINDIFF	Differential Input Capacitance	Capacitance V _{INP} to V _{INM}		600		fF
R _{INDIFF}	Differential Input Resistance	Resistance V _{INP} to V _{INM}	1	2.4		MΩ
CINCM	CM Input Capacitance	Capacitance V _{INP} = V _{INM} to GND		1.2		pF
R _{INCM}	CM Input Resistance	Resistance V _{INP} = V _{INM} to GND	1	2.8		MΩ
+I _{IN}	Positive Input Current	DC bias @ V _{INP} = V _{INM} = 0V		1		μA
-I _{IN}	Negative Input Current	DC bias @ V _{INP} = V _{INM} = 0V		1		μA
VINDIFF	Differential Input Range	V_{INP} - V_{INM} when slope gain falls to 0.9	2.5	3.2		V
OUTPUT CHAP	RACTERISTICS		1	1	11	
V(V _{OUT})	Output Voltage Swing	R _L = 150Ω		±3.5		V
I(V _{OUT})	Output Drive Current	R _L = 10Ω, V _{INP} = 1V, V _{INM} = 0V, X2 = high, V _G = 0.39	50	60		mA
R(V _{CM})	CM Output Resistance of VCM_R/G/B (EL9112 only)	at 100kHz		30		Ω
Gain	Gain	V_{C} = 0, V_{G} = 0.39, X2 = 5, R_{L} = 150 Ω	0.85	1.0	1.1	
∆Gain	Channel-to-Channel Gain Matching	V_{C} = 0, V_{G} = 0.39, X2 = 5, R_{L} = 150 Ω		3	6	%
V(SYNC) _{HI}	High Level output on V/H _{OUT} (EL9111 only)		V(V _{SP}) - 0.1V		V(V _{SP})	

EL9111, EL9112

CONDITIONS PARAMETER DESCRIPTION MIN TYP MAX UNIT V(SYNC V(SYNC)LO Low Level output on V/H_{OUT} 0 (EL9111 only) REF) + 0.1V SUPPLY $V_{\text{ENBL}} = 5, V_{\text{INM}} = 0$ ISON Supply Current per Channel 32 36 39 mΑ Supply Current per Channel $V_{ENBL} = 0, V_{INM} = 0$ 0.2 0.4 ISOFF mΑ PSRR Power Supply Rejection Ratio DC to 100kHz, ±5V supply 65 dB LOGIC CONTROL PINS (ENABLE, X2) V_{HI} Logic High Level V_{IN} - V_{LOGIC} ref for guaranteed high level 1.35 V VIN - VLOGIC ref for guaranteed low level V Logic Low Level 0.8 VLOW V_{IN} = 5V, V_{LOGIC} = 0V Logic High Input Current 50 μA **I**LOGICH V_{IN} = 0V, V_{LOGIC} = 0V **I**LOGICL Logic Low Input Current 15 μA

Electrical Specifications V_{SA} + = V_A + = +5V, V_{SA} = V_A - = -5V, T_A = 25°C, unless otherwise specified. (Continued)

Pin Descriptions

PIN NUMBER	EL9111IL PIN NAME	EL9111IL PIN FUNCTION	EL9112IL PIN NAME	EL9112IL PIN FUNCTION	
1	VSMO_B	-5V to blue output buffer	VSMO_B	-5V to blue output buffer	
2	VOUT_B	Blue output voltage referenced to 0V pin	VOUT_B	Blue output voltage referenced to 0V pin	
3	VSPO_B	+5V to blue output buffer	VSPO_B	+5V to blue output buffer	
4	VSPO_G	+5V to green output buffer	VSPO_G	+5V to green output buffer	
5	VOUT_G	Green output voltage referenced to 0V pin	VOUT_G	Green output voltage referenced to 0V pin	
6	VSMO_G	-5V to green output buffer	VSMO_G	-5V to green output buffer	
7	VSMO_R	-5V to red output buffer	VSMO_R	-5V to red output buffer	
8	VOUT_R	Red output voltage referenced to 0V pin	VOUT_R	Red output voltage referenced to 0V pin	
9	VSPO_R	+5V to red output buffer	VSPO_R	+5V to red output buffer	
10	VCTRL	Equalization control voltage (0V to 1V)	VCTRL	Equalization control voltage (0V to 1V)	
11	VREF	Reference voltage for logic signals, $V_{\mbox{CTRL}}$ and $V_{\mbox{GAIN}}$ pins	VREF	Reference voltage for logic signals, $V_{\mbox{CTRL}}$ ar $V_{\mbox{GAIN}}$ pins	
12	VGAIN_R	Red channel gain voltage (0V to 1V)	VGAIN_R	Red channel gain voltage (0V to 1V)	
13	VGAIN_G	Green channel gain voltage (0V to 1V)	VGAIN_G	Green channel gain voltage (0V to 1V)	
14	VGAIN_B	Blue channel gain voltage (0V to 1V)	VGAIN_B	Blue channel gain voltage (0V to 1V)	
15	VSM	-5V to core of chip	VSM	-5V to core of chip	
16	VINP_R	Red positive differential input	VINP_R	Red positive differential input	
17	VINM_R	Red negative differential input	VINM_R	Red negative differential input	
18	VINP_G	Green positive differential input	VINP_G	Green positive differential input	
19	VINM_G	Green negative differential input	VINM_G	Green negative differential input	
20	VINP_B	Blue positive differential input	VINP_B	Blue positive differential input	
21	VINM_B	Blue negative differential input	VINM_B	Blue negative differential input	
22	VSP	+5V to core of chip	VSP	+5V to core of chip	
23	HOUT	Decoded Horizontal sync referenced to SYNCREF	VCM_R	Red common-mode voltage at inputs	
24	VOUT	Decoded Vertical sync referenced to SYNCREF	VCM_G	Green common-mode voltage at inputs	
25	SYNCREF	Reference level for H_{OUT} and V_{OUT} logic outputs	VCM_B	Blue common-mode voltage at inputs	

Pin Descriptions	(Continued)
------------------	-------------

PIN NUMBER	EL9111IL PIN NAME	EL9111IL PIN FUNCTION	EL9112IL PIN NAME	EL9112IL PIN FUNCTION
26	X2	Logic signal for x1/x2 output gain setting	X2	Logic signal for x1/x2 output gain setting
27	ENABLE	ENABLE Chip enable logic signal		Chip enable logic signal
28	0V	0V reference for output voltage	0V	0V reference for output voltage

Typical Performance Curves




FIGURE 1. FREQUENCY RESPONSE OF ALL CHANNELS




FIGURE 3. GAIN vs FREQUENCY FOR VARIOUS VCTRL




FIGURE 2. GAIN vs FREQUENCY ALL CHANNELS






FIGURE 4. GAIN vs FREQUENCY FOR VARIOUS V_{CTRL} & V_{GAIN}









FIGURE 7. GROUP DELAY vs FREQUENCY FOR VARIOUS $$V_{\rm CTRL}$$








FIGURE 6. CHANNEL MISMATCH








FIGURE 15. BLUE CROSSTALK





FIGURE 12. CM AMPLIFIER BANDWIDTH






FIGURE 16. BLUE CROSSTALK




FIGURE 21. RISE TIME AND FALL TIME




FIGURE 22. PULSE RESPONSE FOR VARIOUS CABLE LENGTHS




FIGURE 23. TOTAL HARMONIC DISTORTION




FIGURE 25. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 24. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

Applications Information

Logic Control

The EL9112 has two logical input pins, Chip Enable (ENABLE) and Switch Gain (X2). The logic circuits all have a nominal threshold of 1.1V above the potential of the logic reference pin (VREF). In most applications it is expected that this chip will run from a +5V, 0V, -5V supply system with logic being run between 0V and +5V. In this case the logic reference voltage should be tied to the 0V supply. If the logic is referenced to the -5V rail, then the logic reference should be connected to -5V. The logic reference pin sources about 60 μ A and this will rise to about 200 μ A if all inputs are true (positive).

The logic inputs all source up to 10μ A when they are held at the logic reference level. When taken positive, the inputs sink a current dependent on the high level, up to 50μ A for a high level 5V above the reference level.

The logic inputs, if not used, should be tied to the appropriate voltage in order to define their state.

Control Reference and Signal Reference

Analog control voltages are required to set the equalizer and contrast levels. These signals are voltages in the range 0V - 1V, which are referenced to the control reference pin. It is expected that the control reference pin will be tied to 0V and the control voltage will vary from 0V to 1V. It is; however, acceptable to connect the control reference to any potential between -5V and 0V to which the control voltages are referenced.

The control voltage pins themselves are high impedance. The control reference pin will source between $0\mu A$ and $200\mu A$ depending on the control voltages being applied.

The control reference and logic reference effectively remove the necessity for the 0V rail and operation from \pm 5V (or 0V and 10V) only is possible. However we still need a further reference to define the 0V level of the single ended output signal. The reference for the output signal is provided by the 0V pin. The output stage cannot pull fully up or down to either supply so it is important that the reference is positioned to allow full output swing. The 0V reference should be tied to a 'quiet ground' as any noise on this pin is transferred directly to the output. The 0V pin is a high impedance pin and draws dc bias currents of a few µA and similar levels of AC current.

Equalizing

When transmitting a signal across a twisted pair cable, it is found that the high frequency (above 1MHz) information is attenuated more significantly than the information at low frequencies. The attenuation is predominantly due to resistive skin effect losses and has a loss curve which depends on the resistivity of the conductor, surface condition of the wire and the wire diameter. For the range of high performance twisted pair cables based on 24awg copper wire (CAT-5 etc.) these parameters vary only a little between cable types, and in general cables exhibit the same frequency dependence of loss. (The lower loss cables can be compared with somewhat longer lengths of their more lossy brothers.) This enables a single equalizing law equation to be built into the EL9112.

With a control voltage applied between pins V_{CTRL} and V_{REF}, the frequency dependence of the equalization is shown in Figure 8. The equalization matches the cable loss up to about 100MHz. Above this, system gain is rolled off rapidly to reduce noise bandwidth. The roll-off occurs more rapidly for higher control voltages, thus the system (cable + equalizer) bandwidth reduces as the cable length increases. This is desirable, as noise becomes an increasing issue as the equalization increases.

Contrast

By varying the voltage between pins V_{GAIN} and V_{REF} , the gain of the signal path can be changed in the ratio 4:1. The gain change varies almost linearly with control voltage. For normal operation it is anticipated the X2 mode will be selected and the output load will be back matched. A unity gain to the output load will then be achieved with a gain control voltage of about 0.35V. This allows the gain to be trimmed up or down by 6dB to compensate for any gain/loss errors that affect the contrast of the video signal. Figure 26 shows an example plot of the gain to the load with gain control voltage.




FIGURE 26. VARIATION OF GAIN WITH GAIN CONTROL VOLTAGE

Common Mode Sync Decoding

The EL9111 features common mode decoding to allow horizontal and vertical synchronization information, which has been encoded on the three differential inputs by the EL4543, to be decoded. The entire RGB video signal can therefore be transmitted, along with the associated synchronization information, by using just three twisted pairs. Decoding is based on the EL4543 encoding scheme, as described in Figure 27 and Table 1. The scheme is a threelevel system, which has been designed such that the sum of the common mode voltages results in a fixed average DC level with no AC content. This eliminates the effect of EMI radiation into the common mode signals along the twisted pairs of the cable

The common mode voltages are initially extracted by the EL9111 from the three input pairs. These are then passed to an internal logic decoding block to provide Horizontal and Vertical sync output signals (H_{OUT} and V_{OUT}).





FIGURE 27. H & V SYNCS ENCODED

TABLE 1. H AND V SYNC DECODING

RED CM	GREEN CM	BLUE CM	HSYNC	VSYNC
Mid	High	Low	Low	Low
High	Low	Mid	Low	High
Low	High	Mid	High	Low
Mid	Low	High	High	High

NOTE: Level 'Mid' is halfway between 'High' and 'Low'





NOTE: The package drawing shown here may not be the latest version. To check the latest revision, please refer to the Intersil website at http://www.intersil.com/design/packages/index.asp

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com