



Features

- 500 V/µs slew rate
- 70 MHz bandwidth
- $10^{12}\Omega$ input impedance
- 5 mV max. input offset voltage
- FET input
- Offset nulls with single pot
- No compensation required for gains above 50
- Peak output current to 100 mA
- MIL-STD-883 devices 100% manufactured in U.S.A.

Ordering Information

Part No. Temp. Range Pkg. Outline# ELH0032G/883B - 55°C to + 125°C TO-8 MDP0002 8001301ZX is the SMD version of this device.



0032-1

Top View Case is electrically isolated.

General Description

The ELH0032 is a high slew rate, high input impedance differential operational amplifier suitable for diverse application in fast signal handling. The high allowable differential input voltage, ease of output clamping, and high output drive capability make the ELH0032 particularly suitable for comparator applications. It may be used in applications normally reserved for video amplifiers allowing the use of operational gain setting and frequency response shaping into the megahertz region.

The ELH0032's wide bandwidth, high input impedance and high output drive capability make it an ideal choice for applications such as summing amplifiers in high-speed D to A's, buffers in data acquisition systems, and sample and hold circuits. Additional applications include high-speed integrators and video amplifiers. The ELH0032 is guaranteed over the temperature range -55° C to $+125^{\circ}$ C.

Elantec facilities comply with MIL-I-45208A and other applicable quality specifications. Elantec's Military devices are 100% fabricated and assembled in our rigidly controlled, ultra-clean facilities in Milpitas, California. For additional information on Elantec's Quality and Reliability Assurance policy and procedures request brochure ORA-1.



© 1986 Elantec, Inc

ELH0032G/883/8001301ZX

Absolute Maximum Ratings

		-			
Vs	Supply Voltage	$\pm 18V$	T_{A}	Operating Temperature Range:	
V_{IN}	Input Voltage	\pm 15 V _S		ELH0032	-55° C to $+125^{\circ}$ C
	Differential Input Voltage	$\pm30V$ or $\pm2~V_{\hbox{S}}$	т _Ј	Operating Junction Temperature	175°C
P_{D}	Power Dissipation (Note 1)		T_{ST}	Storage Temperature	-65° C to $+150^{\circ}$ C
	$T_A = 25^{\circ}C$ 1.5W, derate 100°C/W to $\pm 125^{\circ}C$			Lead Temperature	
	$T_C = 25^{\circ}C$ 2.2W, derate 70°C,	/W to +125°C		(Soldering, 10 seconds)	300°C
V _{IN}	Input Voltage Differential Input Voltage Power Dissipation (Note 1) $T_A = 25^{\circ}C$ 1.5W, derate 100°C	\pm 15 V _S \pm 30V or \pm 2 V _S C/W to +125°C	ТJ	ELH0032 Operating Junction Temperature Storage Temperature Lead Temperature	175° -65°C to +150°

Important Note:

All parameters having Min/Max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality inspection. Elantec performs most electrical tests using modern high-speed automatic test equipment, specifically the LTX77 Series system. Unless otherwise noted, all tests are pulsed tests, therefore $T_J = T_C = T_A$.

Test Level	Test Procedure
Ι	100% production tested and QA sample tested per QA test plan QCX0002.
II	100% production tested at $T_{ m A}=25^{\circ}{ m C}$ and QA sample tested at $T_{ m A}=25^{\circ}{ m C}$,
	T_{MAX} and T_{MIN} per QA test plan QCX0002.
III	QA sample tested per QA test plan QCX0002.
IV	Parameter is guaranteed (but not tested) by Design and Characterization Data.
v	Parameter is typical value at $T_A = 25^{\circ}C$ for information purposes only.

DC Electrical Characteristics $v_s = \pm 15V$, $\tau_{MIN} \le \tau_A \le \tau_{MAX}$, $v_{IN} = 0V$

Parameter	Description	Test Conditions	Min	Тур	Max	Test Level I	Units mV
V _{OS}	Input Offset Voltage	$T_{J} = 25^{\circ}C \text{ (Note 2)}$		2	5		
					10	I	mV
$\Delta V_{OS} / \Delta T$	Average Offset Voltage Drift			25	150	I	μV/°
I _{OS}	Input Offset Current	$T_{J} = 25^{\circ}C \text{ (Note 2)}$			25	I	pA
		$T_A = 25^{\circ}C$ (Note 3)			250	IV	pA
		$T_{J} = Max$			25	I	nA
IB	Input Bias Current	$T_{J} = 25^{\circ}C \text{ (Note 2)}$			100	I	pA
		$T_A = 25^{\circ}C$ (Note 3)			1	IV	nA
		$\mathbf{T}_{\mathbf{J}} = \mathbf{T}_{\mathbf{MAX}}$			50	I	nA
VINCM	Input Voltage Range		± 10	± 12		I	v
CMRR	Common-Mode Rejection Ratio	$V_{IN} = \pm 10V$	50	60		I	dB
A _{VOL}	Open-Loop	$V_{O}=~\pm10V,$ $R_{L}=1~k\Omega,$ $T_{J}=~25^{\circ}C$	48	60		I	dB
	Voltage Gain	$V_{O} = \pm 10V, R_{L} = 1 \text{ k}\Omega$	45			I	dB
		$\begin{split} V_{O} &= \pm 10 V, f = 1 \text{ kHz}, \\ R_{L} &= 1 \text{ k}\Omega, T_{J} = 25^{\circ}\text{C} \end{split}$	60	70		I	dB
		$V_{O} = \pm 10V, f = 1 \text{ kHz}, R_{L} = 1 \text{ k}\Omega$	57			I	dB

Parameter	Description	Test Conditions	Min	Тур	Max	Test Level	Units	
vo	Output Voltage Swing	$R_{L} = 1 k\Omega$	±10	±13.5		I	v	
I _S	Power Supply Current	$T_{J} = 25^{\circ}C, I_{O} = 0 \text{ mA}$		21	23	I	mA	
		$T_{A} = 25^{\circ}C, I_{O} = 0 \text{ mA} \text{ (Note 3)}$		18	20	IV	mA	
PSRR	Power Supply Rejection Ratio	$\pm 5 V \le V_S \le 15 V$	50	60		I	dB	
		$\begin{array}{l} +5\mathrm{V}\leq\mathrm{V}_{\mathrm{S}}(+)\leq+$ 20V, $\mathrm{V}_{\mathrm{S}}(-)=-15\mathrm{V} \end{array}$	50			I	dB	
		$\label{eq:VS} \begin{array}{l} -5 V \geq V_S(-) \geq -20 V, \\ V_S(+) = +15 V \end{array}$	50			I	dB	

AC Electrical Characteristics $v_S = \pm 15V$, $R_L = 1 k\Omega$, $T_J = 25^{\circ}C$

Parameter	Description	Test Conditions	Min	Тур	Max	Test Level	Units
SR	Slew Rate	$A_{\rm V}=+1, \Delta V_{\rm IN}=20V$	350	500		I	V/µs
ts	Settling Time to 1% of Final Value	$A_{\rm V}=-1, \Delta V_{\rm IN}=20 {\rm V}$		100	500	IV	ns
ts	Settling Time to 0.1% of Final Value	$A_{\rm V}=-1, \Delta V_{\rm IN}=20 V$		300		v	ns
t _R	Small Signal Rise Time	$A_{\rm V}=+1,\Delta V_{\rm IN}=1V$		8	20	I	ns
t _D	Small Signal Delay Time	$A_{\rm V}=+1,\Delta V_{\rm IN}=1V$		10	25	I	ns

Note 1: In order to limit maximum junction temperature to $+175^{\circ}$ C, it may be necessary to operate with V_S $< \pm 15$ V when T_A or T_C exceeds specific values depending on the P_D within the device package. Total P_D is the sum of quiescent and load-related dissipation.

Note 2: Specification is at 25°C junction temperature due to requirements of high-speed automatic testing. Actual values at operating temperature will exceed the value at $T_J = 25$ °C. When supply voltage are ±15V, no-load operating junction temperature may rise 40°C-60°C above ambient and more under load conditions. Accordingly, V_{OS} may change one to several mV, and I_B and I_{OS} will change significantly during warm-up. Refer to I_B and I_{OS} vs temperature graph for expected values.

Note 3: Measured in still air 7 minutes after application of power.







6

Applications Information

Power Supply Decoupling

The ELH0032, like most high-speed circuits, is sensitive to layout and stray capacitance. Power supplies should be bypassed as near to pins 10 and 12 as possible with low inductance capacitors such as 0.01 μ F disc ceramics. Compensation components should also be located close to the appropriate pins to minimize stray reactances.

Input Current

Because the input devices are FETs, the input bias current may be expected to double for each 11°C junction temperature rise. This characteristic is plotted in the typical performance characteristics graphs. The device will self-heat due to internal power dissipation after application of power, thus raising the FET junction temperature 40°C-60°C above the free-air ambient temperature when supplies are $\pm 15V$. The device temperature will stabilize within 5-10 minutes after application of power, and the input bias currents measured at the time will be indicative of normal operating currents. An additional rise will occur as power is delivered to a load due to additional internal power dissipation.

There is an additional effect on input bias current as the input voltage is changed. The effect, common to all FETs, is an avalance-like increase in gate current as the FET gate-to-drain voltage is increased above a critical value, depending on FET geometry and doping levels. This effect will be noted as the input voltage of the ELH0032 is taken below ground potential when the supplies are \pm 15V. All of the effects described here may be minimized by operating the device with $V_{\rm S} \leq \pm 15 {\rm V}.$

These effects are indicated in the typical performance curves.

Input Capacitance

The input capacitance to the ELH0032 is typically 5 pF and thus may form a significant time constant with high value resistors. For optimum performance, the input capacitance to the inverting input should be compensated by a small capacitor across the feedback resistor. The value is strongly dependent on layout and closed loop gain, but will typically be in the neighborhood of several picofarads.

In the non-inverting configuration, it may be advantageous to bootstrap the case and/or a guard conductor to the inverting input. This serves both to divert leakage currents away from the non-inverting input and to reduce the effective input capacitance. A unity gain follower so treated will have an input capacitance under a 1 pF.

Heatsinking

While the ELH0032 is specified for operation without any explicit heatsink, internal power dissipation does cause a significant temperature rise. Improved bias current performance can thus be obtained by limiting this temperature rise with a small heat sink such as the Thermalloy No. 2241 or equivalent. The case of the device has no internal connection, so it may be electrically connected to the sink if this is advantageous. Be aware, however, that this will affect the stray capacitances to all pins and may thus require adjustment of circuit compensation values.

Burn-In Circuit

(Functional Diagram)



ELH0032 Macromodel

* Connections:	+ in	put						
*		-ir	iput					
*			$+ V_{s}$	supply				
*				$-\mathbf{Vs}$	upply	,		
*	i	i	i		Con	np 3		
*	i	i	i	i		-	mp 4	
*	i	i	i	i	i i	1	-	mp 2
*	1	1	i	i	ł	1		
*								Output
					-			
*			I	I		I	Ι	
.subckt M0032	6	5	12	10	3	4	2	11
* Models								
.model qfa njf (vt	0 = -	2.5V b	eta=1.	11e-3	cgd=	=2pF	cgs=	5pFm = 0.3744)
								=.53nS vtf $=0$ ise $=1$ nA
					=5 m	je=.3	2 mjo	c = .43 xtb = 2.1 ne = 4
+ isc $=$ 1nA nc $=$								
.model qn npn (is								
+ cjc = 4pF cje =	-							200nS xtb = 2.1
+ ise $=$ 4nA ne $=$ 4								
				-	d = 7	pF cg	s=8p	F lambda = $4e - 3$)
.model zener d (b			v = 1 m A	H)				
* Resistors and C	apacit	ors						
r1 12 4 700								
r2 12 3 700								
r3 12 105 160								
r4 103 100 10								
r5 108 100 10								
r6 12 101 22K								
r7 113 11 10								
r8 11 112 10								
r9 102 10 407								
cs2 10 116 100pF * Transistors and	Diad	~~						
j1a 4 5 103 qfa	Diou	63						
j1b 3 6 108 qfa								
j2 111 10 116 qfb								
q1 104 4 105 qp								
q2 2 3 105 qp								
q3 114 11 104 qp								
q4 12 2 113 qn								
q5 10 111 112 qp								
q6 2 2 110 qn								
q7 111 111 110 qp	,							
q8 100 101 102 qn								
d1 10 117 zener								
q9 101 101 117 qn	L							
q10 114 114 10 qn	L							
q11 116 114 10 qn								
.ends								



BLANK

BLANK

General Disclaimer

Specifications contained in this data sheet are in effect as of the publication date shown. Elantec, Inc. reserves the right to make changes in the circuitry or specifications contained herein at any time without notice. Elantec, Inc. assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.



Elantec, Inc.

1996 Tarob Court Milpitas, CA 95035 Telephone: (408) 945-1323 (800) 333-6314 Fax: (408) 945-9305 European Office: 44-71-482-4596

WARNING - Life Support Policy

Elantec, Inc. products are not authorized for and should not be used within Life Support Systems without the specific written consent of Elantec, Inc. Life Support systems are equipment intended to support or sustain life and whose failure to perform when properly used in accordance with instructions provided can be reasonably expected to result in significant personal injury or death. Users contemplating application of Elantec, Inc. products in Life Support Systems are requested to contact Elantec, Inc. factory headquarters to establish suitable terms & conditions for these applications. Elantec, Inc.'s warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.