查询EM78P447N供应商

捷多邦,专业PCB打样工厂,24小时加急出货





EM78P447N

8-BIT MICRO-CONTROLLER

Version 1.0





EM78P447N OTP ROM

Specification Revision History					
Version	Content				
1.0	Initial version	29/10/2004			

Application Note

AN-001: Seven-segment and I/O Port

AN-002: Keystroke Times Displayed by Seven-segment

AN-003: Jumping out of DELAY Subroutine Loop by External Keystroke

AN-004: LED with Controlled Rotating Direction

AN-005: Sing a Song "Draw" of EM78447

AN-006: Stepping Motor

AN-007: EM78P447S v.s. EM78P447 on the DC characteristics and program timing

AN-008: About EM78P447S Sleep2 mode setting



1. GENERAL DESCRIPTION

EM78P447N is an 8-bit microprocessor with low-power and high-speed CMOS technology and **high noise immunity**. It is equipped with 4K*13-bits Electrical One Time Programmable Read Only Memory (OTP-ROM). It provides three PROTECTION bits to prevent user's code in the OTP memory from being intruded. Seven OPTION bits are also available to meet user's requirements.

With its OTP-ROM feature, the EM78P447N is able to offer a convenient way of developing and verifying user's programs. Moreover, user can take advantage of ELAN Writer to easily program his development code.



2. FEATURES

- Operating voltage range: 2.5V~5.5V.
- Operating temperature range: -40°C~85°C.
- Operating frequency rang(base on 2 clocks)
 - * Crystal mode: DC~20MHz at 5V, DC~8MHz at 3V, DC~4MHz at 2.5V.
 - * RC mode: DC~4MHz at 5V, DC~4MHz at 3V, DC~4MHz at 2.5V.
- Low power consumption:
 - * Less then 2.2 mA at 5V/4MHz
 - * Typically 35 $\mu\text{A},$ at 3V/32KHz
 - * Typically 2 μ A, during sleep mode
- 4K \times 13 bits on chip ROM
- Three protection bits to prevent intrusion of OTP memory codes
- · One configuration register to accommodate user's requirements
- 148× 8 bits on chip registers(SRAM, general purpose register)
- 3 bi-directional I/O ports
- 5 level stacks for subroutine nesting
- 8-bit real time clock/counter (TCC) with selective signal sources, trigger edges, and overflow interrupt
- Two clocks per instruction cycle
- Power down (SLEEP) mode
- Two available interruptions
 - * TCC overflow interrupt
 - * External interrupt
- Programmable free running watchdog timer
- 10 programmable pull-high pins
- 2 programmable open-drain pins
- 2 programmable R-option pins
- Package types:
 - * 28 pin DIP 600mil: EM78P447NAP
 - * 28 pin SOP 300mil : EM78P447NAM
 - * 28 pin SSOP 209mil: EM78P447NAS
 - * 32 pin DIP 600mil: EM78P447NBP
 - * 32 pin SOP 450mil : EM78P447NBWM



- 99.9% single instruction cycle commands
- The transient point of system frequency between HXT and LXT is around 400KHz



3. PIN ASSIGNMENT






Table 1	EM78P447NAP	and EM78P447NAM	Pin Description
---------	-------------	-----------------	-----------------

Symbol	Pin No.	Туре	Function
VDD	2	-	* Power supply.
OSCI	27	Ι	 * XTAL type: Crystal input terminal or external clock input pin. * RC type: RC oscillator input pin.
osco	26	I/O	 * XTAL type: Output terminal for crystal oscillator or external clock input pin. * RC type: Instruction clock output. * External clock signal input.
тсс	1	Ι	* The real time clock/counter (with Schmitt trigger input pin) must be tied to VDD or VSS if not in use.
/RESET	28	Ι	* Input pin with Schmitt trigger. If this pin remains at logic low, the controller will also remain in reset condition.
P50~P53	6~9	I/O	* P50~P53 are bi-directional I/O pins.
P60~P67	10~17	I/O	* P60~P67 are bi-directional I/O pins. These can be pulled-high internally by software control.
P70~P77	18~25	I/O	 * P70~P77 are bi-directional I/O pins. * P74~P75 can be pulled-high internally by software control. * P76~P77 can have open-drain output by software control. * P70 and P71 can also be defined as the R-option pins.



EM78P447N OTP ROM

/INT	5		* External interrupt pin triggered by falling edge.
VSS	4	-	* Ground.
NC	3	-	* No connection.

Table 2 EM78P447NAS Pin Description


Symbol	Pin No.	Туре	Function
VDD	3	-	* Power supply.
OSCI	27	Ι	 * XTAL type: Crystal input terminal or external clock input pin. * RC type: RC oscillator input pin.
OSCO	26	I/O	 * XTAL type: Output terminal for crystal oscillator or external clock input pin. * RC type: Instruction clock output. * External clock signal input.
тсс	2	I	* The real time clock/counter (with Schmitt trigger input pin) must be tied to VDD or VSS if not in use.
/RESET	28	Ι	* Input pin with Schmitt trigger. If this pin remains at logic low, the controller will also remain in reset condition.
P50~P53	5~8	I/O	* P50~P53 are bi-directional I/O pins.
P60~P67	9~13, 15~17	I/O	* P60~P67 are bi-directional I/O pins. These can be pulled -high internally by software control.
P70~P77	18~25	I/O	 * P70~P77 are bi-directional I/O pins. * P74~P75 can be pulled -high internally by software control. * P76~P77 can have open-drain output by software control. * P70 and P71 can also be defined as the R-option pins.
/INT	4	I	* External interrupt pin triggered by falling edge.
VSS	1,14	-	* Ground.


Table 3 EM78P447NBP and EM78P447NBWM Pin Description

Symbol	Pin No.	Туре	Function
VDD	4	-	* Power supply.
OSCI	29	Ι	 * XTAL type: Crystal input terminal or external clock input pin. * RC type: RC oscillator input pin.
osco	28	I/O	 * XTAL type: Output terminal for crystal oscillator or external clock input pin. * RC type: Instruction clock output. * External clock signal input.
тсс	3	Ι	* The real time clock/counter (with Schmitt trigger input pin), must be tied to VDD or VSS if not in use.
/RESET	30	I	* Input pin with Schmitt trigger. If this pin remains at logic low, the controller will keep in reset condition.
P50~P57	8~11,2~1, 32~31	I/O	* P50~P57 are bi-directional I/O pins.
P60~P67	12~19	I/O	* P60~P67 are bi-directional I/O pins. These can be pulled -high internally by software control.
P70~P77	20~27	I/O	 * P70~P77 are bi-directional I/O pins. * P74~P75 can be pulled-high internally by software control. * P76~P77 can have open-drain output by software control. * P70 and P71 can also be defined as the R-option pins.
/INT	7	l	* External interrupt pin triggered by falling edge.
VSS	6	-	* Ground.
NC	5	-	* No connection.



4. FUNCTION DESCRIPTION





4.1 Operational Registers

1. R0 (Indirect Addressing Register)

R0 is not a physically implemented register. Its major function is to act as an indirect addressing pointer. Any instruction using R0 as a pointer actually accesses data pointed by the RAM Select Register (R4).

2. R1 (Time Clock /Counter)


- Increased by an external signal edge, which is defined by TE bit (CONT-4) through the TCC pin, or by the instruction cycle clock.
- Writable and readable as any other registers.
- Defined by resetting PAB (CONT-3).
- The prescaler is assigned to TCC, if the PAB bit (CONT-3) is reset.




• The contents of the prescaler counter will be cleared only when TCC register is written a value.

3. R2 (Program Counter) & Stack

- Depending on the device type, R2 and hardware stack are 10-bit wide. The structure is depicted in Fig.3.
- Generating 1024×13 bits on-chip OTP ROM addresses to the relative programming instruction codes. One program page is 1024 words long.
- R2 is set as all "0"s when under RESET condition.
- "JMP" instruction allows direct loading of the lower 10 program counter bits. Thus, "JMP" allows PC to go to any location within a page.
- "CALL" instruction loads the lower 10 bits of the PC, and then PC+1 is pushed into the stack. Thus, the subroutine entry address can be located anywhere within a page.
- "RET" ("RETL k", "RETI") instruction loads the program counter with the contents of the top-level stack.
- "ADD R2,A" allows the contents of 'A' to be added to the current PC, and the ninth and tenth bits of the PC are cleared.
- "MOV R2,A" allows to load an address from the "A" register to the lower 8 bits of the PC, and the ninth and tenth bits of the PC are cleared.
- Any instruction that writes to R2 (e.g. "ADD R2,A", "MOV R2,A", "BC R2,6",.....) will cause the ninth and tenth bits (A8~A9) of the PC to be cleared. Thus, the computed jump is limited to the first 256 locations of a page.
- All instruction are single instruction cycle (fclk/2 or fclk/4) except for the instruction that would change the contents of R2. Such instruction will need one more instruction cycle.







	Aaddress		R PAGE	registers			IOC PAGE registers	
	00	R0	(Indirect A	ddressing	Register)		Reserve	
	01	R1	(Time Clock Counter)			CONT	(Control Register)	
	02	R2	(Program (Counter)			Reserve	
	03	R3	(Status Re	gister)			Reserve	
	04	R4	(RAM Sele	ct Registe	er)		Reserve	
	05	R5	(Port5)			IOC5	(I/O Port Control Register)	
	06	R6	(Port6)			IOC6	(I/O Port Control Register)	
	07	R7	(Port7)			10C7	(I/O Port Control Register)	
	08		General Register			Reserve		
	09		General Register			Reserve		
	0A		General	Register		Reserve		
	0B		General	Register		ЮСВ	(Wake-Up Control Register for Port6)	
	0C		General	Register			Reverse	
	0D		General	Register			Reverse	
	0E		General	Register		IOCE	(WDT,SLEEP2,Open Drain,R -Option Control Register)	
	0F		General	Register		IOCF	(Interrupt Mask Register)	
	10 : 1F		General Registers					
•	20 : 3E	Bank0	Bank1	Bank2	Bank3			
	3F	R3F	(Interrupt S	Status Reg	jister)			

Fig. 4 Data Memory Configuration



4. R3 (Status Register)

7	6	5	4	3	2	1	0
GP	PS1	PS0	Т	Р	Z	DC	С

• Bit 7 (GP) General read/write bit.

 Bits 6 (PS1) ~ 5 (PS0) Page select bits. PS1~PS0 are used to pre-select a program memory page. When executing a "JMP", "CALL", or other instructions which causes the program counter to change (e.g. MOV R2, A), PS1~PS0 are loaded into the 11th and 12th bits of the program counter and select one of the available program memory pages. Note that RET (RETL, RETI) instruction does not change the PS0~PS1 bits. That is, the return will always be to the page from where the subroutine was called, regardless of the PS1~PS0 bits current setting.

PS1	PS0	Program memory page [Address]			
0	0	Page 0 [000-3FF]			
0	1	Page 1 [400-7FF]			
1	0	Page 2 [800-BFF]			
1	1	Page 3 [C00-FFF]			

- Bit 4 (T) Time-out bit. Set to 1 with the "SLEP" and "WDTC" commands, or during power up, and reset to 0 with the WDT time-out.
- Bit 3 (P) Power down bit. Set to 1 during power on or by a "WDTC" command and reset to 0 by a "SLEP" command.
- Bit 2 (Z) Zero flag. Set to "1" if the result of an arithmetic or logic operation is zero.
- Bit 1 (DC) Auxiliary carry flag.
- Bit 0 (C) Carry flag

5. R4 (RAM Select Register)

- Bits 7~6 determine which bank is activated among the 4 banks.
- Bits 5~0 are used to select the registers (address: 00~3F) in the indirect addressing mode.
- If no indirect addressing is used, the RSR can be used as an 8-bit general-purpose read/writer register.
- See the configuration of the data memory in Fig. 4.

6. R5~R7 (Port 5 ~ Port7)

• R5, R6 and R7 are I/O registers

7. R8~R1F and R20~R3E (General Purpose Register)

• R8~R1F, and R20~R3E (including Banks 0~3) are general-purpose registers.



8. R3F (Interrupt Status Register)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	-	-	EXIF	-	-	TCIF

• Bit 3 (EXIF) External interrupt flag. Set by falling edge on /INT pin, flag cleared by software

• Bit 0 (TCIF) the TCC overflow interrupt flag. Set as TCC overflows; flag cleared by software.

- Bits 1, 2, 4~7 are not used and read are as "0".
- "1" means interrupt request, "0" means non-interrupt.
- R3F can be cleared by instruction, but cannot be set by instruction.
- IOCF is the interrupt mask register.
- Note that reading R3F will obtain the result of the R3F "logic AND" and IOCF.

4.2 Special Purpose Registers

1. A (Accumulator)

- Internal data transfer, or instruction operand holding.
- It cannot be addressed.

2. CONT (Control Register)

7	6	5	4	3	2	1	0
/PHEN	/INT	TS	TE	PAB	PSR2	PSR1	PSR0

• Bit 7 (/PHEN) Control bit used to enable the pull-high of P60~P67, P74 and P75 pins

0: Enable internal pull-high.

- 1: Disable internal pull-high.
- CONT register is both readable and writable.
- Bit 6 (/INT) Interrupt enable flag
 - 0: masked by DISI or hardware interrupt
 - 1: enabled by ENI/RETI instructions
- Bit 5 (TS) TCC signal source
 - 0: internal instruction cycle clock
 - 1: transition on TCC pin
- Bit 4 (TE) TCC signal edge
 - 0: increment if the transition from low to high takes place on TCC pin
 - 1: increment if the transition from high to low takes place on TCC pin
- Bit 3 (PAB) Prescaler assignment bit.



0: TCC

1: WDT

• Bit 2 (PSR2) ~ Bit 0 (PSR0) TCC/WDT prescaler bits.

PSR2	PSR1	PSR0	TCC Rate	WDT Rate
0	0	0	1:2	1:1
0	0	1	1:4	1:2
0	1	0	1:8	1:4
0	1	1	1:16	1:8
1	0	0	1:32	1:16
1	0	1	1:64	1:32
1	1	0	1:128	1:64
1	1	1	1:256	1:128

3. IOC5 ~ IOC7 (I/O Port Control Register)

- "1" put the relative I/O pin into high impedance, while "0" defines the relative I/O pin as output.
- IOC5 and IOC7 registers are both readable and writable.

4. IOCB (Wake-up Control Register for Port6)

7	6	5	4	3	2	1	0
/WUE7	/WUE6	/WUE5	/WUE4	/WUE3	/WUE2	/WUE1	/WUE0

- Bit 7 (/WUE7) Control bit is used to enable the wake-up function of P67 pin.
- Bit 6 (/WUE6) Control bit is used to enable the wake-up function of P66 pin.
- Bit 5 (/WUE5) Control bit is used to enable the wake-up function of P65 pin.
- Bit 4 (/WUE4) Control bit is used to enable the wake-up function of P64 pin.
- Bit 3 (/WUE3) Control bit is used to enable the wake-up function of P63 pin.
- Bit 2 (/WUE2) Control bit is used to enable the wake-up function of P62 pin.
- Bit 1 (/WUE1) Control bit is used to enable the wake-up function of P61 pin.
- Bit 0 (/WUE0) Control bit is used to enable the wake-up function of P60 pin.
 - 0: Enable internal wake-up.
 - 1: Disable internal wake-up.
- IOCB Register is both readable and writable.

5. IOCE (WDT Control Register)

7	6	5	4	3	2	1	0
-	ODE	WDTE	SLPC	ROC	-	-	/WUE

• Bit 6 (ODE) Control bit is used to enable the open-drain of P76 and P77 pins

0: Disable open-drain output.



1: Enable open-drain output.

The ODE bit can be read and written.

• Bit 5 (WDTE) Control bit used to enable Watchdog timer.

The WDTE bit is useful only when ENWDT, the CODE Option bit, is "0". It is only when the ENWDT bit is "0" that WDTE bit. is able to disabled/enabled the WDT.

0: Disable WDT.

1: Enable WDT.

The WDTE bit is not used if ENWDT, the CODE Option bit ENWDT, is "1". That is, if the ENWDT bit is "1", WDT is always disabled no matter what the WDTE bit status is.

The WDTE bit can be read and written.

- Bit 4 (SLPC) This bit is set by hardware at the low level trigger of wake-up signal and is cleared by software. SLPC is used to control the oscillator operation. The oscillator is disabled (oscillator is stopped, and the controller enters into SLEEP2 mode) on the high-to-low transition and is enabled (controller is awakened from SLEEP2 mode) on low-to-high transition. In order to ensure the stable output of the oscillator, once the oscillator is enabled again, there is a delay for approximately 18ms¹ (oscillator start-up timer, OST) before the next instruction of the program is executed. The OST is always activated by a wake-up event from sleep mode regardless of the Code Option bit ENWDT status is "0" or otherwise. After waking up, the WDT is enabled if the Code Option ENWDT is "1". The block diagram of SLEEP2 mode and wake-up invoked by an input trigger is depicted in Fig. 5. The SLPC bit can be read and written.
- Bit 3 (ROC) ROC is used for the R-option. Setting ROC to "1" will enable the status of R-option pins (P70, P71) for the controller to read. Clearing ROC will disable the R-option function. Otherwise, the R-option function is introduced. Users must connect the P71 pin or/and P70 pin to VSS with a $430K\Omega$ external resistor (Rex). If Rex is connected/disconnected with VDD, the status of P70 (P71) will be read as "0"/"1" (refer to Fig. 7(b)). The ROC bit can be read and written.
- Bit 0 (/WUE) Control bit is used to enable the wake-up function of P74 and P75.
- 0: Enable the wake-up function.
- 1: Disable the wake-up function.

The /WUE bit can be read and written.

• Bits 1~2, and 7 Not used.

Vdd = 3V, set up time period = $19.6ms \pm 30\%$

¹ <Note>: Vdd = 5V, set up time period = 16.2ms $\pm 30\%$



6. IOCF (Interrupt Mask Register)

7	6	5	4	3	2	1	0
-	-	-	-	EXIE	-	-	TCIE

• Bit 3 (EXIE) EXIF interrupt enable bit.

- 0: disable EXIF interrupt
- 1: enable EXIF interrupt
- Bit 0 (TCIE) TCIF interrupt enable bit.
- 0: disable TCIF interrupt
- 1: enable TCIF interrupt
- Bits 1, 2 and 4~7 Not used.
- Individual interrupt is enabled by setting its associated control bit in the IOCF to "1".
- Global interrupt is enabled by the ENI instruction and is disabled by the DISI instruction (refer to Fig. 9).

• IOCF register is both readable and writable.




Fig. 5 Sleep Mode and Wake-Up Circuits on I/O Ports Block Diagram



4.3 TCC/WDT & Prescaler

An 8-bit counter is available as prescaler for the TCC or WDT. The prescaler is available for either the TCC or WDT only at any given time, and the PAB bit of the CONT register is used to determine the prescaler assignment. The PSR0~PSR2 bits determine the ratio. The prescaler is cleared each time the instruction is written to TCC under TCC mode. The WDT and prescaler, when assigned to WDT mode, are cleared by the "WDTC" or "SLEP" instructions. Fig. 6 depicts the circuit diagram of TCC/WDT.

- R1 (TCC) is an 8-bit timer/counter. The clock source of TCC can be internal or external clock input (edge selectable from TCC pin). If TCC signal source is from internal clock, TCC will increase by 1 at every instruction cycle (without prescaler). Referring to Fig. 6, CLK=Fosc/2 or CLK=Fosc/4 selection is determined by the CODE Option bit CLK status. CLK=Fosc/2 is used if CLK bit is "0", and CLK=Fosc/4 is used if CLK bit is "1". If TCC signal source comes from external clock input, TCC is increased by 1 at every falling edge or rising edge of TCC pin.
- The watchdog timer is a free running on-chip RC oscillator. The WDT will keep on running even after the oscillator driver has been turned off (i.e. in sleep mode). During normal operation or sleep mode, a WDT time-out (if enabled) will cause the device to reset. The WDT can be enabled or disabled any time during normal mode by software programming. Refer to WDTE bit of IOCE register. Without prescaler, the WDT time-out period is approximately 18 ms¹ (default).




Fig. 6 TCC and WDT Block Diagram


 1 <Note>: Vdd = 5V, set up time period = 16.2ms ± 30%

Vdd = 3V, set up time period = $19.6ms \pm 30\%$




4.4 I/O Ports

The I/O registers, Port 5, Port 6, and Port 7, are bi-directional tri-state I/O ports. The functions of Pull-high, R-option, and Open-drain can be performed internally by CONT and IOCE respectively. There is input status change wake-up function on Port 6, P74, and P75. Each I/O pin can be defined as "input" or "output" pin by the I/O control register (IOC5 ~ IOC7). The I/O registers and I/O control registers are both readable and writable. The I/O interface circuits for Port 5, Port 6, and Port 7 are shown in Figures. 7(a) and (b) respectively.









4.5 RESET and Wake-up

1. RESET

A RESET is initiated by one of the following events-

- (1) Power on reset, or
- (2) /RESET pin input "low", or
- (3) WDT timeout. (if enabled)

The device is kept in a RESET condition for a period of approx. 18ms¹ (one oscillator start-up timer period) after the reset is detected. Once the RESET occurs, the following functions are performed (refer to Fig.8).

- The oscillator starts or is running
- The Program Counter (R2) is set to all "1".
- When power is switched on, bits 5~6 of R3 and the upper 2 bits of R4 are cleared.
- All I/O port pins are configured as input mode (high-impedance state).
- The Watchdog timer and prescaler are cleared.
- Upon power on, the bits 5~6 of R3 are cleared.
- Upon power on, the upper 2 bits of R4 are cleared.
- The bits of CONT register are set to all "1" except bit 6 (INT flag).
- IOCB register is set to "1" (disable P60 ~ P67 wake-up function).
- Bits 3 and 6 of IOCE register are cleared, and Bits 0, 4, and 5 are set to "1".
- Bits 0 and 3 of R3F register and Bits 0 and 3 of IOCF registers are cleared.

The sleep (power down) mode is asserted by executing the "SLEP" instruction. While entering sleep mode, WDT (if enabled) is cleared but keeps on running. The controller can be awakened by-

- (1) External reset input on /RESET pin;
- (2) WDT time-out (if enabled)

¹ NOTE: Vdd = 5V, set up time period = 16.2ms $\pm 30\%$

Vdd = 3V, set up time period = 19.6ms $\pm 30\%$



The above two cases will cause the controller EM78P447N to reset. The T and P flags of R3 can be used to determine the source of the reset (wake-up).

In addition to the basic SLEEP1 MODE, EM78P447N has another sleep mode (designated as SLEEP2 MODE and is invoked by clearing the IOCE register "SLPC" bit). In the SLEEP2 MODE, the controller can be awakened by-

- (A) Any of the wake-up pins is "0" as illustrated in Figure. 5. Upon waking, the controller will continue to execute the succeeding address. Under this case, before entering SLEEP2 MODE, the wake-up function of the trigger sources (P60~P67 and P74~P75) should be selected (e.g., input pin) and enabled (e.g., pull-high, wake-up control). It should be noted that after waking up, the WDT is enabled if the Code Option bit ENWDT is "0". The WDT operation (to be enabled or disabled) should be appropriately controlled by software after waking up.
- (B) WDT time-out (if enabled) or external reset input on /RESET pin will trigger a controller reset.

Table 4 Usage of Sleep1 and Sleep2 Mode

Usage of Sleep1	and Sleep2 Mode
SLEEP2	SLEEP1
(a) Before SLEEP	(a) Before SLEEP
1. Set Port6 or P74 or P75 Input	1. Execute SLEP instruction
2. Enable Pull-High and set WDT prescaler over	
1:1 (Set CONT.7 and CONT.3 ~ CONT.0)	
3. Enable Wake-up (Set IOCB or IOCE.0)	
4. Execute Seep2 (Set IOCE.4)	
(b) After Wake-up	(b) After Wake-up
1. Next instruction	1. Reset
2. Disable Wake-up	
3. Disable WDT (Set IOCE.5)	

If Port6 Input Status Changed Wake-up is used to wake-up the EM78P447S (Case [a] above), the following instructions must be executed before entering SLEEP2 mode:

MOV	A, @11111111b ; Set Port6 input
IOW	R6
MOV	A, @0xxx1010b ; Set Port6 pull-high, WDT prescaler, prescaler must set over 1:1
CONTW	
MOV	A, @00000000b; Enable Port6 wake-up function
IOW	RB
MOV	A, @xx00xxx1b ; Enable SLEEP2
IOW	RE
After Wake-up	
NOP	
MOV	A, @11111111b; Disable Port6 wake-up function



IOW

MOV IOW EM78P447N OTP ROM

RB A, @ xx01xxx1b;Disable WDT RE

Note:

After waking up from the SLEEP2 mode, WDT is automatically enabled. The WDT enabled/disabled operation after waking up from SLEEP2 mode should be appropriately defined in the software.

To avoid reset from occurring when the port6 status changed interrupt enters into interrupt vector or is used to wake-up the MCU, the WDT prescaler must be set above 1:1 ratio.

Address	Name	Reset Type	Bit 7 Bit 6 Bit 5		Bi	t 4	Bit 3	Bit 2	Bit 1	Bit 0				
		Bit Name	C	57	CS	56	C!	55	C	54	C53	C52	C51	C50
		Туре	Α	В	Α	В	Α	В	Α	В	-	-	-	-
N/A	IOC5	Power-On	0	1	0	1	0	1	0	1	1	1	1	1
		/RESET and WDT	0	1	0	1	0	1	0	1	1	1	1	1
		Wake-Up from Pin Change	0	Ρ	0	Ρ	0	Ρ	0	Ρ	Ρ	Р	Р	Ρ
		Bit Name	Ce	67	Ce	6	C	65	C	64	C63	C62	C61	C60
N/A	IOC6	Power-On	1		1		1	1		1	1	1	1	1
		/RESET and WDT	1		1		1	1		1	1	1	1	1
		Wake-Up from Pin Change	F	D	F)	F	C	F	C	Ρ	Р	Р	Р
		Bit Name	C	77	C	76	C	75	C	74	C73	C72	C71	C70
N/A	IOC7	Power-On	1		1		1	1		1	1	1	1	1
		/RESET and WDT	1		1		1	1		1	1	1	1	1
		Wake-Up from Pin Change	F)	F)	F	D	Р		Р	Р	Р	Ρ
		Bit Name	/PH	EN	/IN	IT	Т	S	Т	E	PAB	PSR2	PSR1	PSR0
N/A	CONT	Power-On	1		C)	1	1		1	1	1	1	1
		/RESET and WDT	1		F)	1	1		1	1	1	1	1
		Wake-Up from Pin Change	F	þ	F)	F	þ	Р		Р	Р	Р	Ρ
		Bit Name	-		-			-		-	-	-	-	-
0x00	R0(IAR)	Power-On	ι	J	l	J	l	J	l	J	U	U	U	U
	· · · ·	/RESET and WDT	F)	F)	F	C	F	C	Р	Р	Р	Р
		Wake-Up from Pin Change	F	þ	F)	F	C	F	C	Р	Р	Р	Ρ
		Bit Name	-		-		-	-		-	-	-	-	-
0x01	R1(TCC)	Power-On	C)	C)	()	()	0	0	0	0
	. ,	/RESET and WDT	C)	C)	()	()	0	0	0	0
		Wake-Up from Pin Change	F	D	F)	F	C	F	C	Р	Р	Р	Ρ
		Bit Name	-		-		-	-		-	-	-	-	-
0x02	R2(PC)	Power-On	1		1		1	1		1	1	1	1	1
		/RESET and WDT	1		1		1	1		1	1	1	1	1
		Wake-Up from Pin Change	**0)/P	**0	/P	**0)/P	**()/P	**0/P	**0/P	**0/P	**0/P
		Bit Name	G	P	PS	51	PS	S0	-	Г	Р	Z	DC	С


Table 4 The Summary of the Initialized Values for Registers

This specification is subject to change without prior notice.



EM78P447N OTP ROM

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	U P P - U P
Image Image <th< td=""><td>P P - U</td></th<>	P P - U
Wake-Up from Pin Change P P P t t P P 0x04 R4(RSR) Bit Name RSR.1 RSR.0 -	- U
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	- U
0x04 R4(RSR) Bit Name RSR.1 RSR.0 - <td>-</td>	-
0x04 R4(RSR) Power-On 0 0 U	-
/RESET and WDT 0 0 P P P P Wake-Up from Pin Change P	Р
Change F F F F F 0x05 R5(P5) Power-On U U U U U U U	
Change Change<	Р
0x05 R5(P5) Power-On U U U U U U U	1
	P50
	U
/RESET and WDT P P P P P	Р
Wake-Up from Pin P P P P P P Change P P P P P	Р
Bit Name P67 P66 P65 P64 P63 P62 P61	P60
0x06 R6(P6) Power-On U U U U U U U	U
/RESET and WDT P P P P P P	Р
Wake-Up from Pin P P P P P Change P P P P P	Р
Bit Name P77 P76 P75 P74 P73 P72 P71	P70
0x07 R7(P7) Power-On U U U U U U U	U
/RESET and WDT P P P P P P P	Р
Wake-Up from Pin P P P P P Change P P P P P	Р
Bit Name EXIF	TCIF
0x3F R3F(ISR) Power-On U U U U 0 U U	0
/RESET and WDT U U U U 0 U U	0
Wake-Up from Pin U U U U P U Change U U U U P U	Р
Bit Name /WUE7 /WUE6 /WUE5 /WUE4 /WUE /WUE /WUE	/WUE 0
0x0B IOCB Power-On 1 1 1 1 1 1 1	1
/RESET and WDT 1	1
Wake-Up from Pin P P P P P P	Р
Bit Name - ODE WDTE SLPC ROC	/WUE
0x0E IOCE Power-On U 0 1 1 0 U U	1
/RESET and WDT U 0 1 1 0 U U	1
Wake-Up from Pin U P 1 1 P U Change U P 1 1 P U	Р
Bit Name EXIE	TCIE
0x0F IOCF Power-On U U U U 0 U U	0
/RESET and WDT U U U U 0 U U	0
Wake-Up from Pin U U U U P U U	Р
Bit Name	-
0x08 R8 Power-On 0 0 0 0 0 0 0	0
/RESET and WDT 0	0
Wake-Up from Pin P P P P P P	Р
Change ' ' ' ' ' ' ' '	
Bit Name -<	-
	U
	Р
/RESET and WDT P	Р



** To execute next instruction after the "SLPC" bit status of IOCE register being on high-to-low transition.X: Not used. U: Unknown or don't care. P: Previous value before reset. t: Check Table 5

2. The Status of RST, T, and P of STATUS Register

A RESET condition is initiated by one of the following events:

- 1. A power-on condition,
- 2. A high-low-high pulse on /RESET pin, and
- 3. Watchdog timer time-out.

The values of T and P (listed in Table 5 below) are used to verify the event that triggered the processor to wake up.

Table 6 shows the events that may affect the status of T and P.

Table 5 The Values of RST, T and P at	after RESET
---------------------------------------	-------------

Reset Type	Т	Р
Power on	1	1
/RESET during Operating mode	*P	*P
/RESET wake-up during SLEEP1 mode	1	0
/RESET wake-up during SLEEP2 mode	*P	*P
WDT during Operating mode	0	*P
WDT wake-up during SLEEP1 mode	0	0
WDT wake-up during SLEEP2 mode	0	*P
Wake-Up on pin change during SLEEP2 mode	*P	*P

*P: Previous status before reset

Table 6 The Events that may Affect the T and P Status

Event	Т	Р
Power on	1	1
WDTC instruction	1	1
WDT time-out	0	*P
SLEP instruction	1	0
Wake-Up on pin change during SLEEP2 mode	*P	*P

*P: Previous value before reset




Fig. 8 Controller Reset Block Diagram

4.6 Interrupt


The EM78P447N has two interrupts listed below:

- (1) TCC overflow interrupt
- (2) External interrupt (/INT pin).

R3F is the interrupt status register that records the interrupt requests in the relative flags/bits. IOCF is the interrupt mask register. The global interrupt is enabled by the ENI instruction and is disabled by the DISI instruction. When one of the interrupts (enabled) occurs, the next instruction will be fetched from address 001H. Once in the interrupt service routine, the source of an interrupt can be determined by polling the flag bits in R3F. The interrupt flag bit must be cleared by instructions before leaving the interrupt service routine and before interrupts are enabled to avoid recursive interrupts.

The flag (except ICIF bit) in the Interrupt Status Register (R3F) is set regardless of the status of its mask bit or the execution of ENI. Note that the outcome of R3F are the logic AND of R3F and IOCF (refer to Fig. 9). The RETI instruction ends the interrupt routine and enables the global interrupt (the execution of ENI).

When an interrupt is generated by the INT instruction (enabled), the next instruction will be fetched from address 002H.






Fig. 9 Interrupt Input Circuit

4.7 Oscillator

1. Oscillator Modes

The EM78P447N can operate in three different oscillator modes, i.e., high XTAL (HXT) oscillator mode, low XTAL (LXT) oscillator mode, and External RC oscillator mode (ERC) oscillator mode. User can select one of them by programming MS, HLF and HLP in the Code Option Register. Table 7 depicts how these three modes are defined.

The maximum limit for operational frequencies of crystal/resonator under different VDDs is listed in Table 8.

Mode	MS	HLF	HLP
ERC(External RC oscillator mode)	0	*X	*Х
HXT(High XTAL oscillator mode)	1	1	*X
LXT(Low XTAL oscillator mode)	1	0	0

<Note> 1. X, Don't care

2. The transient point of system frequency between HXT and LXY is around 400 KHz.



Table 8 The Summary of Maximum Operating Speeds

-		
Conditions	VDD	Fxt max.(MHz)
	2.3	4.0
Two cycles with two clocks	3.0	8.0
	5.0	20.0

2. Crystal Oscillator/Ceramic Resonators(XTAL)

EM78P447N can be driven by an external clock signal through the OSCI pin as shown in Fig. 10 below.

In most applications, Pin OSCI and Pin OSCO can be connected with a crystal or ceramic resonator to generate oscillation. Fig. 12 depicts such circuit. The same thing applies whether it is in the HXT mode or in the LXT mode. Table 9 provides the recommended values of C1 and C2. Since each resonator has its own attribute, user should refer to its specification for appropriate values of C1 and C2. RS. A serial resistor may be necessary for AT strip cut crystal or low frequency mode.




Fig. 10 Crystal/Resonator Circuit




Fig. 11 Crystal/Resonator Circuit



Oscillator Type	Frequency Mode	Frequency	C1(pF)	C2(pF)
		455 kHz	100~150	100~150
Ceramic Resonators	HXT	2.0 MHz	20~40	20~40
		4.0 MHz	10~30	10~30
		32.768kHz	25	15
	LXT	100KHz	25	25
		200KHz	25	25
Crystal Oscillator	НХТ	455KHz	20~40	20~150
		1.0MHz	15~30	15~30
		2.0MHz	15	15
		4.0MHz	15	15

Table 9 Capacitor Selection Guide for Crystal Oscillator or Ceramic Resonator

3. External RC Oscillator Mode

For some applications that do not need a very precise timing calculation, the RC oscillator (Fig. 15) offers a lot of cost savings. Nevertheless, it should be noted that the frequency of the RC oscillator is influenced by the supply voltage, the values of the resistor (Rext), the capacitor (Cext), and even by the operation temperature. Moreover, the frequency also changes slightly from one chip to another due to the manufacturing process variation.

In order to maintain a stable system frequency, the values of the Cext should not be less than 20pF, and that the value of Rext should not be greater than 1 M ohm. If they cannot be kept in this range, the frequency is easily affected by noise, humidity, and leakage.

The smaller the Rext in the RC oscillator, the faster its frequency will be. On the contrary, for very low Rext values, for instance, 1 K Ω , the oscillator becomes unstable because the NMOS cannot discharge the current of the capacitance correctly.

Based on the above reasons, it must be kept in mind that all of the supply voltage, the operation temperature, the components of the RC oscillator, the package types, the way the PCB is layout, will affect the system frequency.






Fig. 12 External RC Oscillator Mode Circuit

 Table 10 RC Oscillator Frequencies

Cext	Rext	Average Fosc 5V,25°C	Average Fosc 3V,25°C
	3.3k	4.32 MHz	3.56 MHz
20 pF	5.1k	2.83 MHz	2.8 MHz
20 pi	10k	1.62MHz	1.57 MHz
	100k	184 KHz	187 KHz
	3.3k	1.39 MHz	1.35 MHz
100 pF	5.1k	950 KHz	930 KHz
100 pi	10k	500 KHz	490 KHz
	100k	54KHz	55 KHz
	3.3k	580 KHz	550 KHz
300 pF	5.1k	390 KHz	380 KHz
	10k	200 KHz	200 KHz
	100k	21 KHz	21 KHz

<Note> 1. Measured on DIP packages.

2. For design reference only.

4.8 CODE Option Register

The EM78P447N has one CODE option word that is not a part of the normal program memory. The option bits cannot be accessed during normal program execution.

Code Option Register and Customer ID Register arrangement distribution:

Word 0	Word 1
Bit12~Bit0	Bit12~Bit0



EM78P447N OTP ROM

1. Code Option Register (Word 0)

	Word 0											
Bit12	Bit11	Bit10	Bit9	Bit8	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
-	-	EC	-	CLKS	ENWDTB	TYPE	HLF	OSC	HLP	PR2	PR1	PR0

• Bit 12 > 11:Not used.

Reserved.

The bit set to "1" all the time.

- Bit 10 (EC): Error recovery Bit.
 - 0: Enable
 - 1: Disable
- Bit 9: Not used.
 - Reserved.

The bit set to "0" all the time.

- Bit 8 (CLKS): Instruction period option bit.
- 0: two oscillator periods.
- 1: four oscillator periods.

Refer to the section on Instruction Set.

- Bit 7(ENWDTB): Watchdog timer enable bit.
 - 0: Enable
 - 1: Disable
- Bit 6: Type selection for EM78P447NA or EM78P447NB
 - 0: EM78P447NB
 - 1: EM78P447NA
- Bit 5 (HLF): XTAL frequency selection
 - 0: XTAL2 type (low frequency, 32.768KHz)
 - 1: XTAL1 type (high frequency)

This bit will affect system oscillation only when Bit4 (OSC) is "1". When OSC is"0", HLF must be "0". <Note>: The transient point of system frequency between HXT and LXY is around 400 KHz.



- Bit 4 (OSC):Oscillator type selection.
 0:RC type
 1:XTAL type (XTAL1 and XTAL2)
- Bit 3 (HLP): Power selection.
 - 0: Low power
 - 1: High power
- Bit 2~0 (PR2~PR0): Protect Bit

PR2	PR1	PR0	Protect
0	0	0	Enable
0	0	1	Enable
0	1	0	Enable
0	1	1	Enable
1	0	0	Enable
1	0	1	Enable
1	1	0	Enable
1	1	1	Disable

PR2~PR0 are protect bits, protect type as following

2. Customer ID Register (Word 1)

Word 1			
Bit 12~Bit 0			
XXXXXXXXXXXXX			

• Bit 12~0: Customer's ID code

4.9 Power On Considerations

Any microcontroller is not guaranteed to start and operate properly before the power supply stays at its steady state. EM78P447N is equipped with Power On Voltage Detector(POVD) with a detecting level is 2.0V. It will work well if Vdd rises fast enough (10 ms or less). In many critical applications, however, extra devices are still required to assist in solving power-up problems.



4.10 External Power On Reset Circuit

The circuit shown in Fig.16 implements an external RC to produce the reset pulse. The pulse width (time constant) should be kept long enough for Vdd to reached minimum operation voltage. This circuit is used when the power supply has slow rise time. Because the current leakage from the /RESET pin is about $\pm 5\mu$ A, it is recommended that R should not be greater than 40 K. In this way, the /RESET pin voltage is held below 0.2V. The diode (D) acts as a short circuit at the moment of power down. The capacitor C will discharge rapidly and fully. Rin, the current-limited resistor, will prevent high current or ESD (electrostatic discharge) from flowing to pin /RESET.




Fig. 13 External Power-Up Reset Circuit



4.11 Residue-Voltage Protection

When battery is replaced, device power (Vdd) is taken off but residue-voltage remains. The residue-voltage may trips below Vdd minimum, but not to zero. This condition may cause a poor power on reset. Fig.16 and Fig.17 show how to build the residue-voltage protection circuit.




Fig. 14 The Residue Voltage Protection Circuit 1




Fig. 15 The Residue Voltage Protection Circuit 2



4.12 Instruction Set

Each instruction in the instruction set is a 13-bit word divided into an OP code and one or more operands. Normally, all instructions are executed within one single instruction cycle (one instruction consists of 2 oscillator periods), unless the program counter is changed by instruction "MOV R2,A", "ADD R2,A", or by instructions of arithmetic or logic operation on R2 (e.g. "SUB R2,A", "BS(C) R2,6", "CLR R2", ...). In this case, the execution takes two instruction cycles.

If for some reasons, the specification of the instruction cycle is not suitable for certain applications, try modifying the instruction as follows:

- (A) Change one instruction cycle to consist of 4 oscillator periods.
- (B) Executed within two instruction cycles, "JMP", "CALL", "RET", "RETL", "RETI", or the conditional skip ("JBS", "JBC", "JZ", "JZA", "DJZ", "DJZA") instructions which were tested to be true. Also execute within two instruction cycles, the instructions that are written to the program counter.

Case (A) is selected by the CODE Option bit, called CLK. One instruction cycle consists of two oscillator clocks if CLK is low, and four oscillator clocks if CLK is high.

Note that once the 4 oscillator periods within one instruction cycle is selected as in Case (A), the internal clock source to TCC should be CLK=Fosc/4, not Fosc/ 2 as indicated in Fig. 5.

In addition, the instruction set has the following features:

- (1) Every bit of any register can be set, cleared, or tested directly.
- (2) The I/O register can be regarded as general register. That is, the same instruction can operate on I/O register.

The symbol "R" represents a register designator that specifies which one of the registers (including operational registers and general purpose registers) is to be utilized by the instruction. "b" represents a bit field designator that selects the value for the bit which is located in the register "R", and affects operation. "k" represents an 8 or 10-bit constant or literal value.

INSTRUCTION BINARY	HEX	MNEMONIC	OPERATION	STATUS AFFECTED
0 0000 0000 0000	0000	NOP	No Operation	None
0 0000 0000 0001	0001	DAA	Decimal Adjust A	С
0 0000 0000 0010	0002	CONTW	$A \rightarrow CONT$	None
0 0000 0000 0011	0003	SLEP	$0 \rightarrow WDT$, Stop oscillator	T,P
0 0000 0000 0100	0004	WDTC	$0 \rightarrow WDT$	T,P
0 0000 0000 rrrr	000r	IOW R	$A \rightarrow IOCR$	None <note1></note1>



INSTRUCTION BINARY	HEX	MNEMONIC	OPERATION	STATUS AFFECTED
0 0000 0001 0000	0010	ENI	Enable Interrupt	None
0 0000 0001 0001	0011	DISI	Disable Interrupt	None
0 0000 0001 0010	0012	RET	[Top of Stack] \rightarrow PC	None
0 0000 0001 0011	0013	RETI	[Top of Stack] → PC, Enable Interrupt	None
0 0000 0001 0100	0014	CONTR	$CONT \rightarrow A$	None
0 0000 0001 rrrr	001r	IOR R	$IOCR \rightarrow A$	None <note1></note1>
0 0000 0010 0000	0020	TBL	$R2+A \rightarrow R2$, Bits 8~9 of R2 unchanged	Z,C,DC
0 0000 01rr rrrr	00rr	MOV R,A	$A \rightarrow R$	None
0 0000 1000 0000	0080	CLRA	$0 \rightarrow A$	Z
0 0000 11rr rrrr	00rr	CLR R	$0 \rightarrow R$	Z
0 0001 00rr rrrr	01rr	SUB A,R	$R-A \rightarrow A$	Z,C,DC
0 0001 01rr rrrr	01rr	SUB R,A	$R-A \rightarrow R$	Z,C,DC
0 0001 10rr rrrr	01rr	DECA R	$R-1 \rightarrow A$	Z
0 0001 11rr rrrr	01rr	DEC R	$R-1 \rightarrow R$	Z
0 0010 00rr rrrr	02rr	OR A,R	$A \lor R \to A$	Z
0 0010 01rr rrrr	02rr	OR R,A	$A \lor R \to R$	Z
0 0010 10rr rrrr	02rr	AND A,R	$A \& R \to A$	Z
0 0010 11rr rrrr	02rr	AND R,A	$A \& R \to R$	Z
0 0011 00rr rrrr	03rr	XOR A,R	$A \oplus R \to A$	Z
0 0011 01rr rrrr	03rr	XOR R,A	$A \oplus R \to R$	Z
0 0011 10rr rrrr	03rr	ADD A,R	$A + R \rightarrow A$	Z,C,DC
0 0011 11rr rrrr	03rr	ADD R,A	$A + R \rightarrow R$	Z,C,DC
0 0100 00rr rrrr	04rr	MOV A,R	$R \rightarrow A$	Z
0 0100 01rr rrrr	04rr	MOV R,R	$R \rightarrow R$	Z
0 0100 10rr rrrr	04rr	COMA R	$/R \rightarrow A$	Z
0 0100 11rr rrrr	04rr	COM R	$/R \rightarrow R$	Z
0 0101 00rr rrrr	05rr	INCA R	$R+1 \rightarrow A$	Z
0 0101 01rr rrrr	05rr	INC R	$R+1 \rightarrow R$	Z
0 0101 10rr rrrr	05rr	DJZA R	R-1 \rightarrow A, skip if zero	None
0 0101 11rr rrrr	05rr	DJZ R	$R-1 \rightarrow R$, skip if zero	None
0 0110 00rr rrrr	06rr	RRCA R	$ \begin{array}{c} R(n) \to A(n\text{-}1), \\ R(0) \to C, C \to A(7) \end{array} $	с
0 0110 01rr rrrr	06rr	RRC R	$ \begin{array}{c} R(n) \to R(n\text{-}1), \\ R(0) \to C, C \to R(7) \end{array} $	С
0 0110 10rr rrrr	06rr	RLCA R	$ \begin{array}{c} R(n) \to A(n+1), \\ R(7) \to C, \ C \to A(0) \end{array} $	С
0 0110 11rr rrrr	06rr	RLC R	$ \begin{array}{c} R(n) \to R(n+1), \\ R(7) \to C, C \to R(0) \end{array} $	С
0 0111 00rr rrrr	07rr	SWAPA R	$R(0-3) \rightarrow A(4-7),$ $R(4-7) \rightarrow A(0-3)$	None
0 0111 01rr rrrr	07rr	SWAP R	$R(0-3) \leftrightarrow R(4-7)$	None
0 0111 10rr rrrr	07rr	JZA R	R+1 \rightarrow A, skip if zero	None
0 0111 11rr rrrr	07rr	JZ R	$R+1 \rightarrow R$, skip if zero	None
0 100b bbrr rrrr	0xxx	BC R,b	$0 \rightarrow R(b)$	None <note2></note2>
0 101b bbrr rrrr	0xxx	BS R,b	$1 \rightarrow R(b)$	None <note3></note3>
0 110b bbrr rrrr	0xxx	JBC R,b	if R(b)=0, skip	None
0 111b bbrr rrrr	0xxx	JBS R,b	if R(b)=1, skip	None
1 00kk kkkk kkkk	1kkk	CALL k	$PC+1 \rightarrow [SP],$ (Page, k) $\rightarrow PC$	None



EM78P447N OTP ROM

INSTRUCTION BINARY	HEX	MNEMONIC	OPERATION	STATUS AFFECTED
1 01kk kkkk kkkk	1kkk	JMP k	(Page, k) \rightarrow PC	None
1 1000 kkkk kkkk	18kk	MOV A,k	$k \rightarrow A$	None
1 1001 kkkk kkkk	19kk	OR A,k	$A \lor k \to A$	Z
1 1010 kkkk kkkk	1Akk	AND A,k	A & k \rightarrow A	Z
1 1011 kkkk kkkk	1Bkk	XOR A,k	$A \oplus k \to A$	Z
1 1100 kkkk kkkk	1Ckk	RETL k	$k \rightarrow A$, [Top of Stack] $\rightarrow PC$	None
1 1101 kkkk kkkk	1Dkk	SUB A,k	$k-A \rightarrow A$	Z,C,DC
1 1110 0000 0010	1E02	INT	$PC+1 \rightarrow [SP], 002H \rightarrow PC$	None
1 1111 kkkk kkkk	1Fkk	ADD A,k	$k+A \rightarrow A$	Z,C,DC

<Note1> This instruction is applicable to IOC5 ~ IOC7, IOCB, IOCE, IOCF only.


<Note2> This instruction is not recommended for R3F operation.

<Note3> This instruction cannot operate under R3F.




4.13 Timing Diagram

AC Test Input/Output Waveform



AC Testing : Input is driven at 2.4V for logic "1",and 0.4V for logic "0".Timing measurements are made at 2.0V for logic "1",and 0.8V for logic "0".





5. ABSOLUTE MAXIMUM RATINGS

Items		Rating	
Temperature under bias	-40°C	to	85°C
Storage temperature	-65°C	to	150°C
Input voltage	VSS-0.3V	to	VDD+0.5V
Output voltage	VSS-0.3V	to	VDD+0.5V
Operating Frequency (2clk)	32.768KHz	to	20MHz
Operating Voltage	2.5V	to	5.5V





6. DC ELECTRICAL CHARACTERISTICS

6.1 DC Electrical Characteristic

(Ta= 25 °C, VDD= 5.0V±5%, VSS= 0V)

Symbol	Parameter	Condition	Min	Тур.	Max	Unit
	XTAL: VDD to 3V	Two cycle with two clocks	DC	/F*	8.0	MHz
FXT	XTAL: VDD to 5V	Two cycle with two clocks	DC		20.0	MHz
ERC	ERC: VDD to 5V	R: 5.1KΩ, C: 100 pF	F±30%	950	F±30%	KHz
IIL	Input Leakage Current for input pins	VIN = VDD, VSS			±1	μA
VIH1	Input High Voltage (VDD=5V)	Ports 5, 6,7	2.0			V
VIL1	Input Low Voltage (VDD=5V)	Ports 5, 6,7			0.8	V
VIHT1	Input High Threshold Voltage (VDD=5V)	/RESET, TCC,INT	2.0			V
VILT1	Input Low Threshold Voltage (VDD=5V)	/RESET, TCC,INT			0.8	V
	Clock Input High Voltage (VDD=5V)	OSCI	3.5			V
	Clock Input Low Voltage (VDD=5V)				1.5	V
VIH2	Input High Voltage (VDD=3V)	Ports 5, 6,7	1.5			V
VIL2	Input Low Voltage (VDD=3V)	Ports 5, 6,7			0.4	V
VIHT2	Input High Threshold Voltage (VDD=3V)	/RESET, TCC,INT	1.5			V
VILT2	Input Low Threshold Voltage (VDD=3V)	/RESET, TCC,INT			0.4	V
VIHX2	Clock Input High Voltage (VDD=3V)	OSCI	2.1			V
VILX2	Clock Input Low Voltage (VDD=3V)	OSCI			0.9	V
VOH1	Output High Voltage (Ports 5, 6, 7)	IOH = -10.0 mA	2.4			V
VOL1	Output Low Voltage (Ports 5, 6)	IOL = 9.0 mA			0.4	V
VOL2	Output Low Voltage (Port7)	IOL = 14.0 mA			0.4	V
IPH	Pull-high current	Pull-high active, input pin at VSS	-50	-100	-240	μA
ISB1	Power down current	All input and I/O pins at VDD, output pin floating, WDT disabled			1	μA
ISB2	Power down current	All input and I/O pins at VDD, output pin floating, WDT enabled			7	μA
ICC1	Operating supply current (VDD=3V) at two cycles/four clocks	/RESET= 'High', Fosc=32KHz (Crystal type,CLKS="0"), output pin floating, WDT disabled		25	30	μA
ICC2	Operating supply current (VDD=3V) at two cycles/four clocks	/RESET= 'High', Fosc=32KHz (Crystal type,CLKS="0"), output pin floating, WDT enabled		30	35	μΑ
ICC3	Operating supply current (VDD=5V) at two cycles/two clocks	/RESET= 'High', Fosc=4MHz (Crystal type, CLKS="0"), output pin floating, WDT enabled		1.6	2.2	mA
ICC4	Operating supply current (VDD=5V) at two cycles/four clocks	/RESET= 'High', Fosc=10MHz (Crystal type, CLKS="0"), output pin floating, WDT enabled		2.8	5.0	mA



6.2 AC Electrical Characteristic

(Ta=- -40°C ~ 85 °C, VDD=5V±5%, VSS=0V)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Dclk	Input CLK duty cycle		45	50	55	%
Tins	Instruction cycle time	Crystal type	100		60000	ns
1115	(CLKS="0")	RC type	500		100000	ns
Ttcc	TCC input period		(Tins+20)/N*			ns
Tdrh	Device reset hold time	Ta = 25°C	11.3	16.2	21.6	ms
Trst	/RESET pulse width	Ta = 25°C	2000			ns
Twdt	Watchdog timer period	Ta = 25°C	11.3	16.2	21.6	ms
Tset	Input pin setup time			0		ns
Thold	Input pin hold time		15	20	25	ns
Tdelay	Output pin delay time	Cload=20pF	45	50	55	ns
Tiod	I/O delay for EMI enable	Cload=150pF	4	5	6	ns
Ttrr1	Rising time for EMI enable	Cload=150pF	190	200	210	ns
Ttrf1	Falling time for EMI enable	Cload=150pF	190	200	210	ns
Ttrr2	Rising time for EMI enable	Cload=300pF	380	400	420	ns
Ttrf2	Falling time for EMI enable	Cload=300pF	380	400	420	ns
Tdrc	ERC delay time	Ta = 25°C	1	3	5	ns

*Data in Typ. is measured at 5V ,25°C

* N= selected prescaler ratio.



6.3 Device characteristic

The graphic provided in the following pages were derived based on a limited number of samples and are shown here for reference only. The device characteristic illustrated herein are not guaranteed for it accuracy. In some graphic, the data maybe out of the specified warranted operating range.




Fig. 16 Vih, Vil of TCC, /INT, /RESET Pin








Fig. 17 Vth (Threshold Voltage) of P60~P67, P70~P77 VS. VDD










Fig.19 Port5, Port6, and Port7 Voh vs. loh, VDD=3V






Fig. 20 Port5, and Port6 Vol vs, Iol, VDD=5V




Fig. 21 Port5, and Port6 Vol vs. Iol, VDD=3V






Fig. 22 Port7 Vol vs. Iol, VDD=5V




Fig. 23 Port7 Vol vs. Iol, VDD=3V






Fig. 24 WDT Time Out Period vs. VDD, Prescaler Set to 1 : 1







Fig. 25 Typical RC OSC Frequency vs. VDD (Cext=100 pF, Temperature at 25 °C)







Four conditions exist with the operating current ICC1 to ICC4. these conditions are as follows :

ICC1 : VDD=3V, Fosc=32 kHz, 2clock, WDT disable. ICC2 : VDD=3V, Fosc=32 kHz, 2clock, WDT enable. ICC3 : VDD=5V, Fosc=4 MHz, 2clock, WDT enable. ICC4 : VDD=5V, Fosc=10 MHz, 2clock, WDT enable.





Fig. 27 Typical Operating Current (ICC1 and ICC2) vs. Temperature










Fig. 29 Typical Operating Current (ICC3 and ICC4) vs. Temperature




Fig. 30 Maximum Operating Current (ICC3 and ICC4) vs. Temperature



Two conditions exist with the standby current ISB1 and ISB2. these conditions are as follow :

ISB1 : VDD=5V, WDT disable

ISB2 : VDD=5V, WDT enable




Fig. 31 Typical Standby Current (ISB1 and ISB2) vs. Temperature




Fig. 32 Maximum Standby Current (ISB1 and ISB2) vs. Temperature







Fig. 33 Operating Voltage In Temperature Range from -40 $^\circ\!\!C$ to 85 $^\circ\!\!C$








Fig. 34 EM78P447N I-V Curve Operating at 4 MHz







APPENDIX


Package Types:

OTP MCU	Package Type	Pin Count	Package Size
EM78P447NAP	DIP	28	600 mil
EM78P447NAM	SOP	28	300 mil
EM78P447NAS	SSOP	28	209 mil
EM78P447NBP	DIP	32	600 mil
EM78P447NBWM	SOP	32	450 mil



Package Information

28-Lead plastic dual inline package (DIP) - 600 mil





Symbal	Min	Normal	Max
Α			5.588
A1	0.381		
A2	3.683	3.937	4.191
с	(0.254(TYP	')
D	36.830	37.084	37.338
E1	13.700	13.900	14.100
Е	14.986	15.240	15.494
eB	15.412	16.256	17.100
В	0.356	0.457	0.559
B1	1.270	1.524	1.651
L	2.921	3.302	3.810
е	2.540(TYP)		
θ	0		15

TITLE: PDIP-28L 600MIL PACKAGE OUTLINE DIMENSION		
File : Editon: A		
\sim	Unit : mm	
LAN	Scale: Free	
<i>Q</i> ^{LAN}	Material:	
	Sheet:1 of 1	




EM78P447N OTP ROM







TITLE: PDIP-32L 600MIL PACKAGE OUTLINE DIMENSION		
File : D32	Edtion: A	
	Unit : mm Scale: Free	
	Material:	
4	Sheet:1 of 1	












Symbal	Min	Normal	Max
Α	2.370	2.500	2.630
Al	0.102		0.300
b	0.350	0.406	0.500
с	0.254(TYP)		
E	7.410	7.500	7.590
E1	10.000	10.325	10.650
D	17.700	17.900	18.100
L	0.678	0.881	1.084
Ll	1.194	1.397	1.600
e	1.27(TYP)		
θ	0		8

TITLE SOP-281 (XODML) PACKAGE OUTLINE DIMENSION File : SO28 Edition: A		
		E LAN
Scale: Free		
Material:		
Sheet:1 of 1		



32-Lead plastic small outline package ($\mathrm{SOP})-\mathrm{300}\,\mathrm{mil}$





Material: Sheet:1 of 1




28-Lead Shrink Small Outline Package (SSOP) - 209 mil

¥







Symbal	Min	Normal	Max
Α			2.130
Al	0.050		0.250
A2	1.620	1.750	1.880
b	0.220		0.380
с	0.090		0.200
E	7.400	7.800	8.200
E1	5.000	5.300	5.600
D	9.900	10.200	10,500
L	0.630	0.900	1.030
е	0.650(TYP)		
θ	0	4	8

TITLE SSOF-281/292003) OUTLINE PACKAGE FAOKA OUTLINE DIMENSION		
File : Editon: A		
	Unit : mm	
	Scale: Free	
	Material:	
¥	Sheet:1 of 1	



ELAN (HEADQUARTER) MICROELECTRONICS CORP., LTD.

Address : No. 12, Innovation 1st. Rd. Science-Based Industrial Park, Hsinchu City, Taiwan. Telephone: 886-3-5639977 Facsimile : 886-3-5639966

ELAN (H.K.) MICROELECTRONICS CORP., LTD.

Address : Rm. 1005B, 10/F, Empire Centre, 68 Mody Road, Tsimshatsui, Kowloon, Hong Kong. Telephone: 852-27233376 Facsimile : 852-27237780 E-mail : <u>elanhk@emc.com.hk</u>

ELAN MICROELECTRONICS SHENZHEN, LTD.

Address : SSMEC Bldg. 3F , Gaoxin S. Ave. 1st , South Area , Shenzhen High-tech Industrial Park., Shenzhen Telephone: 86-755-26010565 Facsimile : 86-755-26010500

ELAN MICROELECTRONICS SHANGHAI, LTD.

Address : #23 Building No.115 Lane 572 BiBo Road. Zhangjiang, Hi-tech Park, Shanghai Telephone: 86-21-50803866 Facsimile : 86-21-50804600

Elan Information Technology Group.

Address: 1821 Saratoga Avenue, suite 250, Saratoga, CA 95070, USA Telephone: 1-408-366-8225 Facsimile : 1-408-366-8220

Elan Microelectronics Corp. (Europe)

Address: Dubendorfstrasse 4, 8051 Zurich, Switzerland Telephone: 41-43-2994060 Facsimile : 41-43-2994079 Email : <u>info@elan-europe.com</u> Web-Site : <u>www.elan-europe.com</u>

Copyright © 2004 ELAN Microelectronics Corp. All rights reserved.

ELAN owns the intellectual property rights, concepts, ideas, inventions, know-how (whether patentable or not) related to the Information and Technology (herein after referred as " Information and Technology") mentioned above, and all its related industrial property rights throughout the world, as now may exist or to be created in the future. ELAN represents no warranty for the use of the specifications described, either expressed or implied, including, but not limited, to the implied warranties of merchantability and fitness for particular purposes. The entire risk as to the quality and performance of the application is with the user. In no even shall ELAN be liable for any loss or damage to revenues, profits or goodwill or other special, incidental, indirect and consequential damages of any kind, resulting from the performance or failure to perform, including without limitation any interruption of business, whatever resulting from breach of contract or breach of warranty, even if ELAN has been advised of the possibility of such damages.

The specifications of the Product and its applied technology will be updated or changed time by time. All the information and explanations of the Products in this website is only for your reference. The actual specifications and applied technology will be based on each confirmed order.

ELAN reserves the right to modify the information without prior notification. The most up-to-day information is available on the website http://www.emc.com.tw.