

# 3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR

SY100EPT21L

#### **FEATURES**

- 3.3V power supply
- 1.9ns typical propagation delay
- 275MHz f<sub>MAX</sub> (Clock bit stream, not pseudo-random)
- **■** Differential LVPECL inputs
- 24mA LVTTL outputs
- **■** Flow-through pinouts
- Internal input resistors: pulldown on D, pulldown and pullup on /D
- Q output will default LOW with inputs open or at GND
- V<sub>BB</sub> output
- Available in 8-pin MSOP and SOIC package

#### **DESCRIPTION**


The SY100EPT21L is a single differential LVPECL-to-LVTTL translator using a single +3.3V power supply. Because LVPECL (Low Voltage Positive ECL) levels are used, only +3.3V and ground are required. The small outline 8-lead SOIC package and low skew single gate design make the EPT21L ideal for applications that require the translation of a clock or data signal where minimal space, low power, and low cost are critical.

 $V_{BB}$  allows a differential, single-ended, or AC-coupled interface to the device. If used, the  $V_{BB}$  output should be bypassed to  $V_{CC}$  with  $0.01\mu F$  capacitor.

Under open input conditions, the /D will be biased at a  $V_{CC}/2$  voltage level and the D input will be pulled to ground. This condition will force the Q output low to provide added stability.

The 100EPT is compatible with positive ECL 100K logic levels.

#### PIN CONFIGURATION/BLOCK DIAGRAM



(Available in 8-pin SOIC and 8-pin MSOP)

#### **PIN NAMES**

Pin	Function
Q	LVTTL Output
D, /D	Differential LVPECL Input Pair
V <sub>CC</sub>	Positive Supply
$V_{BB}$	Output Reference Voltage
GND	Ground



# ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Paramter	Value	Unit
V <sub>CC</sub>	Power Supply Voltage	-0.5 to +3.8	V
V <sub>I</sub>	PECL Input Voltage	0V to V <sub>CC</sub> +0.5	V
Vo	Voltage Applied to Output at HIGH State	–0.5 to V <sub>CC</sub>	V
I <sub>O</sub>	Current Applied to Output at LOW State	Twice the Rated I <sub>OL</sub>	mA
T <sub>store</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Operating Temperature	-40 to +85	°C

### **TRUTH TABLE**

D	/D	Q
L	Н	L
Н	L	Н
Open	Open	L

#### NOTE:

 Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

## LVTTL DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +3.3V \pm 5\%$ 

		TA = -40°C		TA = 0°C		TA = +25°C		TA = +85°C				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	Unit	Condition
Ios	Output Short Circuit Current	-80	-275	-80	-275	-80	_	-275	-80	-275	mA	V <sub>OUT</sub> = 0V
I <sub>cc</sub>	Power Supply Current	_	20	_	20	_	14	20	_	20	mA	
V <sub>OH</sub>	Output HIGH Voltage	2.0	_	2.0	_	2.0	_	_	2.0	_	V	$I_{OH} = -3.0 \text{mA}$
V <sub>OL</sub>	Output LOW Voltage	_	0.5	_	0.5	_	_	0.5	1	0.5	V	I <sub>OL</sub> = 24mA

## LVPECL DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +3.3V \pm 5\%$ 

		TA = -40°C		TA = 0°C		TA = +25°C		TA = +85°C				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	Unit	Condition
I <sub>IH</sub>	Input HIGH Current	_	150		150	_	_	150		150	μΑ	
I <sub>IL</sub>	Input LOW Current D /D	0.5 -300		0.5 -300	_	0.5 -300			0.5 -300		μΑ	
V <sub>IH</sub>	Input HIGH Voltage <sup>(2)</sup> 100EPT	2135	2420	2135	2420	2135	_	2420	2135	2420		
V <sub>IL</sub>	Input LOW Voltage <sup>(2)</sup> 100EPT	1490	1825	1490	1825	1490	_	1825	1490	1825		
$V_{BB}$	Reference Output <sup>(2)</sup> 100EPT	1920	2040	1920	2040	1920	1980	2040	1920	2040		

#### NOTES

1. These values are for  $V_{\rm CC}$  = 3.3V. Level Specifications will vary 1:1  $V_{\rm CC}$ .

### **AC ELECTRICAL CHARACTERISTICS**

 $V_{CC} = +3.3V \pm 5\%$ 

		TA = -40°C		TA = 0°C		TA = +25°C		TA = +85°C				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	Unit	Condition
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay	1.5	2.5	1.5	2.5	1.5	1.9	2.5	1.5	2.5	ns	C <sub>L</sub> = 20pF
t <sub>skpp</sub>	Part-to-Part Skew <sup>(1,2)</sup>	_	0.5	_	0.5	_	_	0.5		0.5	ns	$C_L = 20pF$
f <sub>MAX</sub>	Maximum Input Frequency(3,4)	275	_	275	_	275	_	_	275	_	MHz	$C_L = 20pF$
$V_{CMR}$	Common Mode Range	1.2	V <sub>CC</sub>	1.2	V <sub>CC</sub>	1.2	_	V <sub>CC</sub>	1.2	V <sub>CC</sub>	V	
$V_{PP}$	Minimum Peak-to-Peak Input <sup>(5)</sup>	100	_	100	_	100	_	_	100	_	mV	
t <sub>r</sub>	Output Rise/Fall Time (1.0V to 2.0V)	0.5	1.0	0.5	1.0	0.5	_	1.0	0.5	1.0	ns	C <sub>L</sub> = 20pF


#### NOTES:

- 1. Part-to-Part Skew considering HIGH-to-HIGH transitions at common  $\rm V_{\rm cc}$  level.
- 2. These parameters are guaranteed but not tested.
- 3. Frequency at which output levels will meet a 0.8V to 2.0V minimum swing.
- $\textbf{4. The } \textbf{f}_{\text{MAX}} \text{ value is specified as the minimum guaranteed maximum frequency. Actual operational maximum frequency may be greater.}$
- 5. 100mV input guarantees full logic at output.

# PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range	Vcc Range (V)
SY100EPT21LZC	Z8-1	Commercial	+3.3V ±5%
SY100EPT21LZCTR	Z8-1	Commercial	+3.3V ±5%
SY100EPT21LKC	K8-1	Commercial	+3.3V ±5%
SY100EPT21LKCTR	K8-1	Commercial	+3.3V ±5%

# **8 LEAD PLASTIC SOIC (Z8-1)**



Rev. 03

## **8 LEAD MSOP (K8-1)**

