19-2400: Rev 1: 7/93



Dual, Ultra-Fast ECL-Output Comparator

General Description

The MAX9687 is a dual, ultra-fast ECL comparator manufactured with a high-frequency bipolar process (ft = 6GHz) capable of very short propagation delays. This design maintains the excellent DC matching characteristics normally found only in slower comparators.

The MAX9687 is pin-compatible with the AD9687 and Am6687, but exceeds their AC characteristics

The MAX9687 has differential inputs and complementary outputs that are fully compatible with ECL-logic levels. Output current levels are capable of driving 50Ω terminated transmission lines. The ultra-fast operation makes signal processing possible at frequencies in excess of 600MHz.

A latch-enable (LE) function is provided to allow the comparator to be used in a sample/hold or track/hold mode. The latch-enable inputs are designed to be driven from the complementary outputs of a standard ECL gate. When LE is high and LE is low, the comparator functions normally. When LE is forced low and LE is high, the comparator outputs are locked in the logical states determined by the input conditions at the time of the latch transition. If the latch-enable function is not used on either of the two comparators, the appropriate LE input must be connected to ground; the companion LE input can be left open.

Applications

High-Speed A/D Converters High-Speed Line Receivers Peak Detectors Threshold Detectors High-Speed Triggers

Features


- ♦ 1.4ns Propagation Delay
- ♦ 0.5ns Latch Setup Time
- ♦ 2.0ns Latch-Enable Pulse Width
- ♦ +5V, -5.2V Power Supplies
- Pin-Compatible with AD9687, Am6687, SP9687
- Available in Commercial, Extended-Industrial, and Military Temperature Ranges
- Available in Narrow SO Package

Ordering Information


PART	TEMP. RANGE	PIN-PACKAGE*
MAX9687CPE	0°C to +70°C	16 Plastic DIP
MAX9687CSE	0°C to +70°C	16 Narrow SO
MAX9687CJE	0°C to +70°C	16 CERDIP
MAX9687C/D	0°C to +70°C	Dice**
MAX9687EPE	-40°C to +85°C	16 Plastic DIP
MAX9687ESE	-40°C to +85°C	16 Narrow SO
MAX9687MJE	-55°C to +125°C	16 CERDIP

- Contact factory for availability of 20-pin PLCC.
- *Contact factory for dice specifications.

Functional Diagram



Pin Configuration



NIXIN

Maxim Integrated Products

Call toll free 1-800-998-8800 for free samples or literature.

Dual, Ultra-Fast ECL-Output Comparator

ABSOLUTE MAXIMUM RATINGS

Supply Voltages Output Short-Circuit Duration (Note 1)	
Input Voltages	
Differential Input Voltages	3.5V
Output Current	30mA
Continuous Power Dissipation (T _A = +70°C)	
Plastic DIP (derate 10.53mW/°C above +70°C)	842mW
Narrow SO (derate 8.70mW/°C above +70°C)	
CERDIP (derate 10.00mW/°C above +70°C)	800mW

Operating Temperature Range	es
MAX9687C_ E	0°C to +70°C
MAX9687E_ E	40°C to +85°C
MAX9687MJE	55°C to +125°C
	55°C to +150°C
Lead Temperature (soldering,	10sec)+300°C

Note 1: Continuous short-circuit protection is allowed on one comparator at a time up to case temperatures of +85°C and ambient temperatures of +30°C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PARAMETER	SYMBOL	CON	MAX9687C/E MIN TYP MAX			MIN	UNITS			
Input Offset Voltage (Note 2)	Vos	Rs = 100Ω	TA = +25°C TA = TMIN to TMAX	-5 -7		5 7	-5 -8		5 8	mV
Temperature Coefficient	ΔV _{OS} /ΔT		•		10			15		μV/°C
Input Offset Current	los	$T_A = +25^{\circ}C$ $T_A = T_{MIN} \text{ to } T_{N}$	1AX			5 8			5 12	μΑ
Input Bias Current	IB	$T_A = +25^{\circ}C$ $T_A = T_{MIN}$ to T_{N}			10	20 30		10	20 40	μΑ
Input Voltage Range	V _{CM}	(Note 2)		-2.5		+2.5	-2.5		+2.5	V
Common-Mode Rejection Ratio	CMRR	(Note 2)		80			80			dB
Power-Supply Rejection Ratio	PSRR				60			60		dB
Input Resistance	R _{IN}	(Note 2)		60			60			kΩ
Input Capacitance	CIN				3			3		pF
Logic Output High Voltage	V _{OH}	MAX9687C, MAX9687M	TA = TMIN	-1.05		-0.87	-1.16		-0.89	
			$T_A = T_{MAX}$	-0.89		-0.70	-0.88		-0.69	
			$T_A = +25^{\circ}C$	-0.96		-0.81	-0.96		-0.81	
		MAX9687E	$T_A = T_{MIN}$	-1.14		-0.88				
			$T_A = T_{MAX}$	-0.88		-0.70				
			$T_A = +25^{\circ}C$	-0.96		-0.81				
Logic Output Low Voltage V _{OL}	V	MAX9687C, MAX9687M	$T_A = T_{MIN}$	-1.89		-1.65	-1.90		-1.65	
			$T_A = T_{MAX}$	-1.83		-1.57	-1.82		-1.55	V
			$T_A = +25^{\circ}C$	-1.85		-1.65	-1.85		-1.65	
	VOL		$T_A = T_{MIN}$	-1.90		-1.65				
		MAX9687E	$T_A = T_{MAX}$	-1.83		-1.57				
			T _A = +25°C	-1.85		-1.65				
Positive Supply Current	laa	T _A = +25°C T _A = T _{MIN} to T _{MAX}			30	46		30	46	mA
rosilive supply culteril	Icc					50			52	
Negative Supply Current	lee	$T_A = +25$ °C $T_A = T_{MIN}$ to T_{MAX}			54	68		54	68	mA
	IEE					72			74	

Dual, Ultra-Fast ECL-Output Comparator

SWITCHING CHARACTERISTICS

(Vs = \pm 5V, TA = \pm 25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MA MIN	X96870 TYP	C/E MAX	MIN	AX9687 TYP	M MAX	UNITS
Input to Output High (Notes 2, 3)		T _A = +25°C		1.4	1.9		1.4	1.9	
	t _{pd+}	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$		1.6	2.2				ns
		T _A = -55°C to +125°C					1.7	2.6	
Input to Output Low (Notes 2, 3)		T _A = +25°C		1.4	1.9		1.4	1.9	
	t _{pd-}	$T_A = 0$ °C to +70°C		1.6	2.2				ns
		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$					1.9	2.6	
Latch-Enable to Output High (Notes 2, 3)		$T_A = +25^{\circ}C$		1.3	1.8		1.3	1.8	
	t _{pd+} (E)	$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$		1.4	2.0				ns
		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$					1.5	2.0	1
Latch-Enable to Output Low (Notes 2, 3)	t _{pd-} (E)	$T_A = +25^{\circ}C$		1.4	1.8		1.3	1.8	
		$T_A = 0$ °C to +70°C		1.6	1.9				ns
		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$					1.7	2.6	1
Latch-Enable Pulse Width (Note 2)	t _{pw} (E)		3.0	2.0		3.0	2.0		
Minimum Setup Time	t _s			0.5	1.0		0.5	1.0	ns
Minimum Hold Time	t _h			0.5	1.0		0.5	1.0	1

Note 2: Not tested, guaranteed by design. Note 3: $V_{IN} = 100 \text{mV}$, $V_{OD} = 10 \text{mV}$.




Figure 1. High-speed receiver application with 5Ω input and output termination. With this configuration, in which a ground plane and microstrip PC board was used, the minimum slew rate for clean output switching is $1.6V/\mu$ s. For sine-wave inputs, this implies a minimum signal size of 360mVp_{RMS} at 500MHz and 90mV at 2MHz.

$$E_{RMS} = \frac{Slew Rate}{2\sqrt{2\pi f}}$$

Applications Information

Layou

Because of the MAX9687's large gain-bandwidth characteristic, special precautions need to be taken if its high-speed capabilities are to be used. A PC board with a ground plane is mandatory. Mount all decoupling capacitors as close to the power-supply pins as possible, and process the ECL outputs in microstrip fashion, consistent with the load termination of 50Ω to 120Ω . For low-imped-




Figure 2. As a high-speed receiver, the MAX9687 is capable of processing signals in excess of 600MHz. Figure 2 is a 100MHz example with an input signal level of 14mV_{RMS}.

ance applications, microstrip layout at the input may also be helpful. Pay close attention to the bandwidth of the decoupling and terminating components. Chip components can be used to minimize lead inductance.

Input Slew-Rate Requirement

As with all high-speed comparators, the high gainbandwidth product of these devices creates oscillation problems when the input traverses through the linear region. For clean switching without oscillation or steps in the output waveform, the input must meet certain

Dual, Ultra-Fast ECL-Output Comparator

minimum slew-rate requirements. The tendency of the part to oscillate is a function of the layout and source impedance of the circuit employed. Both poor layout and larger source impedance will increase the minimum slew-rate specification.

In many applications, the addition of regenerative feedback will assist the input signal through the linear region, which will lower the minimum slew-rate requirement considerably. For example, with the addition of positive feedback components Rf = 1k Ω and Cf = 10pF, the minimum slew-rate requirement can be reduced by a factor of four.

_Timing Diagram

The timing diagram (Figure 3) illustrates the series of events that complete the compare function, under worst-case conditions.

The top line of the diagram illustrates two latch-enable (LE) pulses; each pulse is high for the compare function and low for the latch function. The first pulse demonstrates the compare function in which part of the input action takes place during the compare mode. The second pulse demonstrates a compare-function interval during which there is no change in the input.

The leading edge of the input signal (illustrated as a large-amplitude, small-overdrive pulse) switches the comparator after time interval t_{pd} . Outputs Q and \overline{Q} are similar in timing. The input signal must occur at time t_{s} before the latch falling edge and, to be acquired, must be maintained for time t_{h} after the edge. After t_{h} , the output is no longer affected by the input status until the latch is again strobed. A minimum latch pulse width of $t_{pw}(E)$ is needed for the strobe operation, and the output transitions occur after a time $t_{pd}(E)$.

Definition of Terms

- Vos Input Offset Voltage—The voltage required between the input terminals to obtain 0V differential at the output.
- VIN Input Voltage Pulse Amplitude
- VoD Input Voltage Overdrive
- tpd+ Input to Output High Delay—The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output low-to-high transition.
- tpd- Input to Output Low Delay—The propagation delay measured from the time the input signal crosses the input offset voltage to the 50% point of an output high-to-low transition.
- tpd+(E) Latch-Enable to Output High Delay—The propagation delay measured from the 50% point of the latch-enable signal low-to-high transition to the 50% point of an output low-to-high transition.
- tpd-(E) Latch-Enable to Output Low Delay—The propagation delay measured from the 50% point of the latch-enable signal low-to-high transition to the 50% point of an output high-to-low transition.
- tpw(E) Minimum Latch-Enable Pulse Width—The minimum time the latch-enable signal must be high to acquire and hold an input signal.
- Minimum Setup Time—The minimum time before the negative transition of the latch-enable pulse that an input signal must be present to be acquired and held at the outputs.
- th Minimum Hold Time—The minimum time after the negative transition of the latch-enable signal that an input signal must remain unchanged to be acquired and held at the outputs.




Figure 3. Timing Diagram

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.