## Programmable DC－Balance 21－Bit Deserializers


#### Abstract

General Description The MAX9210／MAX9212／MAX9214／MAX9216／MAX9220／ MAX9222 deserialize three LVDS serial data inputs into 21 single－ended LVCMOS／LVTTL outputs．A parallel rate LVDS clock received with the LVDS data streams pro－ vides timing for deserialization．The outputs have a sepa－ rate supply，allowing 1.8 V to 5 V output logic levels． The MAX9210／MAX9212／MAX9214／MAX9216／MAX9220／ MAX9222 feature programmable DC balance，which allows isolation between a serializer and deserializer using AC－coupling．Each deserializer decodes data transmitted by one of MAX9209／MAX9211／MAX9213／ MAX9215 serializers． The MAX9210／MAX9212／MAX9214／MAX9216 have ris－ ing－edge output strobes，and when DC balance is not programmed，are compatible with non－DC－balanced 21－bit deserializers such as the DS90CR216A and DS90CR218A．The MAX9220／MAX9222 have falling－ edge output strobes． Two frequency versions and two DC－balance default con－ ditions are available for maximum replacement flexibility and compatibility with popular non－DC－balanced deserial－ izers．The transition time of the single－ended outputs is increased on the low－frequency version parts（MAX9210／ MAX9212／MAX9220）for reduced EMI．The LVDS inputs meet IEC 61000－4－2 Level 4 ESD specification，$\pm 15 \mathrm{kV}$ for Air Discharge and $\pm 8 \mathrm{kV}$ Contact Discharge． The MAX9210／MAX9212／MAX9214／MAX9216／MAX9220／ MAX9222 are available in TSSOP and space－saving QFN packages，and operate over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temper－ ature range．


Automotive Navigation Systems<br>Automotive DVD Entertainment Systems<br>Digital Copiers<br>Laser Printers

Applications

Functional Diagram and Pin Configurations appear at end of data sheet

Features
－Programmable DC Balance or Non－DC Balance
－DC Balance Allows AC－Coupling for Wider Input Common－Mode Voltage Range
－As Low as 8 MHz Operation
（MAX9210／MAX9212／MAX9220）
－Falling－Edge Output Strobe（MAX9220／MAX9222）
－Slower Output Transitions for Reduced EMI （MAX9210／MAX9212／MAX9220）
－High－Impedance Outputs when PWRDWN is Low Allow Output Busing
－Pin Compatible with DS90CR216A／DS90CR218A （MAX9210／MAX9212／MAX9214／MAX9216）
－Fail－Safe Inputs in Non－DC－Balanced Mode
－ 5 V Tolerant $\overline{\text { PWRDWN Input }}$
－PLL Requires No External Components
－Up to 1.785 Gbps Throughput
－Separate Output Supply Pins Allow Interface to $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$ ，and 5 V Logic
－LVDS Inputs Meet IEC 61000－4－2 Level 4 ESD Requirements
－LVDS Inputs Conform to ANSI TIA／EIA－644 LVDS Standard
－Low－Profile 48－Lead TSSOP and Space－Saving QFN Packages
－＋3．3V Main Power Supply
－$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operating Temperature Range
Ordering Information

| PART | TEMP RANGE | PIN－PACKAGE |
| :--- | :--- | :--- |
| MAX9210ETM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 Thin QFN－EP＊＊ |
| MAX9210EUM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TSSOP |
| MAX9212ETM $^{\star}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 Thin QFN－EP＊＊ |
| MAX9212EUM $^{*}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TSSOP |
| MAX9214ETM $^{\star}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 Thin QFN－EP＊＊ |
| MAX9214EUM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TSSOP |
| MAX9216ETM $^{\star}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 Thin QFN－EP＊＊ |
| MAX9216EUM $^{\star}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TSSOP |
| MAX9220ETM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 Thin QFN－EP＊＊ |
| MAX9220EUM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TSSOP |
| MAX9222ETM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 Thin QFN－EP＊＊ |
| MAX9222EUM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TSSOP |

＊Future product－contact factory for availability．
＊＊EP＝Exposed pad．

## Programmable DC-Balance 21-Bit Deserializers

## ABSOLUTE MAXIMUM RATINGS

| Vcc to GND ...................................................-0.5V to +4.0V |  |
| :---: | :---: |
| $V_{C C O}$ to GND | . 0.5 V to +6.0 V |
| RxIN_, RxCLK IN_ to GND ...............................-0.5V to +4.0V |  |
| PWRDWN to GND ...........................................-0.5V to +6.0V |  |
| DCB/NC to GND...................................-0.5V to (VCC +0.5 V ) |  |
| RxOUT_, RxCLK OUT to GND ................-0.5V to (Vcco +0.5 V ) |  |
| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) |  |
| $48-P i n$ TSSOP (derate $16 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ....... 1282 mW |  |
| 48-Lead Thin QFN |  |
| (derate $26.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ). | 2105 mW |
| Storage Temperature Range | C to $+150^{\circ} \mathrm{C}$ |


| Junction Temperature.. |  |
| :---: | :---: |
| ESD Protection |  |
| Human Body Model ( $\mathrm{RD}=1.5 \mathrm{k} \Omega, \mathrm{CS}=100 \mathrm{pF}$ ) All Pins to GND | $\pm 5 \mathrm{k}$ |
| IEC 61000-4-2 ( $\left.\mathrm{RD}_{\mathrm{D}}=330 \Omega, \mathrm{Cs}=150 \mathrm{pF}\right)$ Level 4 |  |
| Contact Discharge LVDS Inputs (RxIN_, RxCLK IN_) |  |
| to GND |  |
| Air Discharge LVDS Inputs (RxIN_, RxCLK IN_) |  |
| to GND ................................................................ $\pm 15 \mathrm{kV}$ |  |
|  |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCO}}=+3.0 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \overline{\mathrm{PWRDWN}}=$ high, $\mathrm{DCB} / \mathrm{NC}=$ high or low, differential input voltage IV ID $=0.05 \mathrm{~V}$ to 1.2 V , input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=\left|\mathrm{V}_{\mathrm{ID}} / 2\right|$ to $2.4 \mathrm{~V}-\mathrm{V} \mathrm{V} \mathrm{D} / 2 \mathrm{I}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\left.\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCO}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {ID }}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$. (Notes 1, 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SINGLE-ENDED INPUTS (PWRDWN, DCB/NC) |  |  |  |  |  |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\overline{\text { PWRDWN }}$ | 2.0 | 5.5 | V |
|  |  | DCB/NC | 2.0 | $\begin{gathered} V_{C C}+ \\ 0.3 \end{gathered}$ |  |
| Low-Level Input Voltage | VIL |  | -0.3 | +0.8 | V |
| Input Current | IIN | $\mathrm{V}_{\text {IN }}=$ high or low, $\overline{\text { PWRDWN }}=$ high or low | -20 | +20 | $\mu \mathrm{A}$ |
| Input Clamp Voltage | $\mathrm{V}_{\mathrm{CL}}$ | $\mathrm{ICL}=-18 \mathrm{~mA}$ |  | -1.5 | V |

SINGLE-ENDED OUTPUTS (RxOUT_, RxCLK OUT)

| High-Level Output Voltage | VOH | $\mathrm{IOH}=-100 \mu \mathrm{~A}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCO}}- \\ 0.1 \end{gathered}$ |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{IOH}=-2 \mathrm{~mA}$ | MAX9210/ <br> MAX9212/ <br> MAX9220 | RxCLK OUT | $\begin{gathered} \text { VCCO }^{-} \\ 0.25 \end{gathered}$ |  |  |
|  |  |  |  | RxOUT_ | $\begin{gathered} \text { VCCO - } \\ 0.40 \end{gathered}$ |  |  |
|  |  |  | MAX9214/MAX9216/MAX9222 |  | $\begin{gathered} \text { VCCO } \\ 0.25 \end{gathered}$ |  |  |
| Low-Level Output Voltage | Vol | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  |  |  | 0.1 | V |
|  |  | $\mathrm{lOL}=2 \mathrm{~mA}$ | MAX9210/ <br> MAX9212/ <br> MAX9220 | RxCLK OUT |  | 0.2 |  |
|  |  |  |  | RxOUT_ |  | 0.26 |  |
|  |  |  | MAX9214/MAX9216/MAX922 |  |  | 0.2 |  |
| High-Impedance Output Current | Ioz | $\begin{aligned} & \hline \text { PWRDWN }=\text { low, } \\ & \text { VOUT_ }^{=}-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\text {CCO }}+0.3 \mathrm{~V} \end{aligned}$ |  |  | -20 | 20 | $\mu \mathrm{A}$ |

## Programmable DC-Balance 21-Bit Deserializers

## DC ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCO}}=+3.0 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \overline{\mathrm{PWRDWN}}=$ high, $\mathrm{DCB} / \mathrm{NC}=$ high or low, differential input voltage V IDI $=0.05 \mathrm{~V}$ to 1.2 V , input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=|\mathrm{VID} / 2|$ to $2.4 \mathrm{~V}-\left|\mathrm{V}_{\mathrm{ID}} / 2\right|, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\left.\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCO}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{ID}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$. (Notes 1, 2$)$

| PARAMETER | SYMBOL | CONDITIONS |  |  |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Short-Circuit Current (Note: Short one output at a time.) | Ios | $\begin{aligned} & \mathrm{V} \mathrm{CCO}=3.0 \mathrm{~V} \\ & \text { to } 3.6 \mathrm{~V}, \\ & \text { Vout }=0 \end{aligned}$ | MAX9210/ MAX9212/ MAX9220 |  | RxCLK OUT |  | -10 |  | -40 |  |
|  |  |  |  |  | RxOUT_ |  | -5 |  | -20 |  |
|  |  |  | MAX9214/MAX9216/MAX922 |  |  |  | -10 |  | -40 |  |
|  |  | $V_{C C O}=4.5 \mathrm{~V}$ <br> to 5.5 V , <br> VOUT $=0$ | MAX9210/ <br> MAX9212/ <br> MAX9220 |  | RxCLK OUT |  | -28 |  | -75 |  |
|  |  |  |  |  | RxOUT_ |  | -14 |  | -37 |  |
|  |  |  | MAX9214/MAX9216/MAX922 |  |  |  | -28 |  | -75 |  |
| LVDS INPUTS |  |  |  |  |  |  |  |  |  |  |
| Differential Input High Threshold | $\mathrm{V}_{\text {TH }}$ |  |  |  |  |  |  |  | 50 | mV |
| Differential Input Low Threshold | $\mathrm{V}_{\text {TL }}$ |  |  |  |  |  | -50 |  |  | mV |
| Input Current | $\mathrm{I}_{\mathrm{N}+},$ $\mathrm{I} \mathrm{~N}-$ | $\overline{\text { PWRDWN }}=$ | igh or |  |  |  | -25 |  | +25 | $\mu \mathrm{A}$ |
| Power-Off Input Current | IINO+, IINO- | $\begin{aligned} & V_{C C}=V_{C C O} \\ & D C B / N C, \overline{P W F} \end{aligned}$ | $\frac{0 \text { or }}{\text { RDWN }}$ |  | open |  | -25 |  | +25 | $\mu \mathrm{A}$ |
| Input Resistor 1 | RIN1 | $\overline{\text { PWRDWN }}=$ high or low, Figure 1 |  |  |  |  | 42 |  | 78 | k $\Omega$ |
|  |  | $\mathrm{V}_{C C}=\mathrm{V}_{C C O}=0$ or open, Figure 1 |  |  |  |  |  |  |  |  |
| Input Resistor 2 | RIN2 | $\overline{\text { PWRDWN }}=$ high or low, Figure 1 |  |  |  |  | 246 |  | 410 | k $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCO}}=0$ or open, Figure 1 |  |  |  |  |  |  |  |  |
| POWER SUPPLY |  |  |  |  |  |  |  |  |  |  |
| Worst-Case Supply Current | Iccw | $C_{L}=8 p F$, worst case pattern, DC- balanced mode; $\mathrm{V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{Cco}}$ $=3.0 \mathrm{~V}$ to 3.6 V , Figure 2 |  | MAX9210/ <br> MAX9212/ <br> MAX9220 |  | 8MHz |  | 32 | 42 | mA |
|  |  |  |  | 16 MHz |  | 46 | 57 |  |  |
|  |  |  |  | 34 MHz |  | 81 | 98 |  |  |
|  |  |  |  |  | 214/ | 16 MHz |  | 52 | 63 |  |
|  |  |  |  | MAX | 216/ | 34 MHz |  | 86 | 106 |  |
|  |  |  |  |  |  | 66 MHz |  | 152 | 177 |  |
|  |  | $C L=8 p F$, worst case pattern, non-DC-balanced mode; $\mathrm{V}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{CcO}}$ $=3.0 \mathrm{~V}$ to 3.6 V , Figure 2 |  |  |  | MAX9210/ <br> MAX9212/ <br> MAX9220 |  | 10MHz |  |  | 33 | 42 |
|  |  |  |  | 20 MHz |  |  |  | 46 | 58 |  |
|  |  |  |  | 33 MHz |  |  |  | 67 | 80 |  |
|  |  |  |  | 40 MHz |  |  |  | 78 | 94 |  |
|  |  |  |  | MAX9214/ <br> MAX9216/ <br> MAX9222 |  | 20 MHz |  | 53 | 64 |  |
|  |  |  |  | 33 MHz |  | 72 | 85 |  |  |
|  |  |  |  | 40 MHz |  | 81 | 99 |  |  |
|  |  |  |  | 66 MHz |  | 127 | 149 |  |  |
|  |  |  |  | 85 MHz |  | 159 | 186 |  |  |
| Power-Down Supply Current | Iccz | $\overline{\text { PWRDWN }}=$ low |  |  |  |  |  |  | 50 | $\mu \mathrm{A}$ |

## Programmable DC-Balance 21-Bit Deserializers

## AC ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=V_{C C O}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, 100 \mathrm{mV}$ P-p at 200kHz supply noise, $\mathrm{CL}=8 \mathrm{pF}, \overline{\mathrm{PWRDWN}}=$ high, $\mathrm{DCB} / \mathrm{NC}=$ high or low, differential input voltage $\mathrm{I} \mathrm{V}_{I D} \mathrm{I}=0.1 \mathrm{~V}$ to 1.2 V , Input Common Mode Voltage $\mathrm{V}_{\mathrm{CM}}=\left|\mathrm{V}_{I D} / 2\right|$ to $2.4 \mathrm{~V}-\mathrm{IV} / \mathrm{D} / 21, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CCO}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{ID}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ). (Notes 3, 4,5)


Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except $V_{T H}$ and $V_{T L}$.
Note 2: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 3: AC parameters are guaranteed by design and characterization, and are not production tested. Limits are set at $\pm 6$ sigma.
Note 4: CL includes probe and test jig capacitance.
Note 5: RCIP is the period of RxCLK IN. RCOP is the period of RxCLK OUT. RCIP $=$ RCOP.
Note 6: RSKM measured with $\leq 150$ ps cycle-to-cycle jitter on RxCLK IN.

## Programmable DC-Balance 21-Bit Deserializers

$\left(\mathrm{V}_{C C}=\mathrm{V}_{C C O}=+3.3 \mathrm{~V}, \mathrm{CL}=8 \mathrm{pF}, \overline{\mathrm{PWRDWN}}=\right.$ high, differential input voltage $\left|\mathrm{V}_{\mathrm{ID}}\right|=0.2 \mathrm{~V}$, input common-mode voltage $\mathrm{V}_{\mathrm{CM}}=1.2 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


WORST-CASE PATTERN SUPPLY CURRENT vs. FREQUENCY


OUTPUT TRANSITION TIME vs. OUTPUT SUPPLY VOLTAGE (VCco)


WORST-CASE PATTERN AND PRBS SUPPLY CURRENT vs. FREQUENCY


WORST-CASE PATTERN SUPPLY CURRENT
vs. FREQUENCY


OUTPUT TRANSITION TIME vs. OUTPUT SUPPLY VOLTAGE (Vcco)


## Programmable DC-Balance 21-Bit Deserializers

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| TSSOP | QFN |  |  |
| 1, 2, 4, 5, 45, 46, 47 | 39, 40, 41, 43, 44, 46, 47 | RxOUT14RxOUT20 | Channel 2 Single-Ended Outputs |
| 3, 25, 32, 38, 44 | 19, 26, 32, 38, 45 | GND | Ground |
| 6 | 48 | DCB/NC | LVTTL/LVCMOS DC-Balance Programming Input: <br> MAX9210: pulled up to $V_{C C}$ <br> MAX9212: pulled down to GND <br> MAX9214: pulled up to VCC <br> MAX9216: pulled down to GND <br> MAX9220: pulled up to $V_{C C}$ <br> MAX9222: pulled up to $\mathrm{V}_{\mathrm{CC}}$ <br> See Table 1. |
| 7, 13, 18 | 1, 7, 12 | LVDS GND | LVDS Ground |
| 8 | 2 | Rxino- | Inverting Channel 0 LVDS Serial Data Input |
| 9 | 3 | RxiN0+ | Noninverting Channel 0 LVDS Serial Data Input |
| 10 | 4 | RxIN1- | Inverting Channel 1 LVDS Serial Data Input |
| 11 | 5 | RxiN1+ | Noninverting Channel 1 LVDS Serial Data Input |
| 12 | 6 | LVDS VCC | LVDS Supply Voltage |
| 14 | 8 | RxiN2- | Inverting Channel 2 LVDS Serial Data Input |
| 15 | 9 | RxiN2+ | Noninverting Channel 2 LVDS Serial Data Input |
| 16 | 10 | RxCLK IN- | Inverting LVDS Parallel Rate Clock Input |
| 17 | 11 | RxCLK IN+ | Noninverting LVDS Parallel Rate Clock Input |
| 19, 21 | 13, 15 | PLL GND | PLL Ground |
| 20 | 14 | PLL VCC | PLL Supply Voltage |
| 22 | 16 | $\overline{\text { PWRDWN }}$ | 5V Tolerant LVTTL/LVCMOS Power-Down Input. Internally pulled down to GND. Outputs are high impedance when $\overline{\text { PWRDWN }}=$ low or open. |
| 23 | 17 | RxCLK OUT | Parallel Rate Clock Single-Ended Output. MAX9210/MAX9212/MAX9214/MAX9216, rising edge strobe. MAX9220/MAX9222, falling edge strobe. |
| 24, 26, 27, 29, 30, 31, 33 | 18, 20, 21, 23, 24, 25, 27 | RxOUTORxOUT6 | Channel 0 Single-Ended Outputs |
| 28, 36, 48 | 22, 30, 42 | Vcco | Output Supply Voltage |
| 34, 35, 37, 39, 40, 41, 43 | 28, 29, 31, 33, 34, 35, 37 | RxOUT7RxOUT13 | Channel 1 Single-Ended Outputs |
| 42 | 36 | VCC | Digital Supply Voltage |
| - | EP | EP | Exposed Paddle. Solder to ground. |

# Programmable DC－Balance 21－Bit Deserializers 

Table 1．DC－Balance Programming

| DEVICE | DCB／NC | OUTPUT STROBE EDGE | OPERATING MODE | OPERATING FREQUENCY（MHz） |
| :---: | :---: | :---: | :---: | :---: |
| MAX9210 | High or open | Rising | DC balanced | 8 to 34 |
|  | Low |  | Non－DC balanced | 10 to 40 |
| MAX9212 | High | Rising | DC balanced | 8 to34 |
|  | Low or open |  | Non－DC balanced | 10 to 40 |
| MAX9214 | High or open | Rising | DC balanced | 16 to 66 |
|  | Low |  | Non－DC balanced | 20 to 85 |
| MAX9216 | High | Rising | DC balanced | 16 to 66 |
|  | Low or open |  | Non－DC balanced | 20 to 85 |
| MAX9220 | High or open | Falling | DC balanced | 8 to 34 |
|  | Low |  | Non－DC balanced | 10 to 40 |
| MAX9222 | High or open | Falling | DC balanced | 16 to 66 |
|  | Low |  | Non－DC balanced | 20 to 85 |

## Detailed Description

The MAX9210／MAX9212／MAX9220 operate at a parallel clock frequency of 8 MHz to 34 MHz in DC－balanced mode and 10 MHz to 40 MHz in non－DC－balanced mode．The MAX9214／MAX9216／MAX9222 operate at a parallel clock frequency of 16 MHz to 66 MHz in DC－bal－ anced mode and 20 MHz to 85 MHz in non－DC－bal－ anced mode．The transition times of the single－ended outputs are increased on the MAX9210／MAX9212／ MAX9220 for reduced EMI．
DC－balanced or non－DC－balanced operation is con－ trolled by the DCB／NC pin（see Table 1 for DCB／NC default settings and operating modes）．In non－DC－bal－ anced mode，each channel deserializes 7 bits every cycle of the parallel clock．In DC－balanced mode， 9 bits are deserialized every clock cycle（ 7 data bits +2 DC－ balance bits）．The highest data rate in DC－balanced mode for the MAX9214，MAX9216，and MAX9222 is $66 \mathrm{MHz} \times 9=594 \mathrm{Mbps}$ ．In non－DC－balanced mode，the maximum data rate is $85 \mathrm{MHz} \times 7=595 \mathrm{Mbps}$ ．

DC Balance
Data coding by the MAX9209／MAX9211／MAX9213／ MAX9215 serializers（which are companion devices to the MAX9210／MAX9212／MAX9214／MAX9216／MAX9220／ MAX9222 deserializers）limits the imbalance of ones and zeros transmitted on each channel．If +1 is assigned to each binary 1 transmitted and -1 is assigned to each binary 0 transmitted，the variation in the running sum of assigned values is called the digital sum variation （DSV）．The maximum DSV for the data channels is 10. At most， 10 more zeros than ones，or 10 more ones than zeros，are transmitted．The maximum DSV for the clock


Figure 1．LVDS Input Circuits


[^0]Figure 2．Worst－Case Test Pattern

## Programmable DC-Balance 21-Bit Deserializers



Figure 3. Output Load and Transition Times


Figure 4. LVDS Receiver Input Skew Margin


Figure 5a. Rising-Edge Output Setup/Hold and High/Low Times


Figure 5b. Falling-Edge Output Setup/Hold and High/Low Times


Figure 6a. Rising-Edge Clock-IN to Clock-OUT Delay


Figure 6b. Falling-Edge Clock-IN to Clock-OUT Delay


Figure 7. Phase-Locked Loop Set Time

# Programmable DC-Balance 21-Bit Deserializers 



Figure 8. Power-Down Delay
channel is five. Limiting the DSV and choosing the correct coupling capacitors maintains differential signal amplitude and reduces jitter due to droop on AC-coupled links.
To obtain DC balance on the data channels, the serializer parallel data is inverted or not inverted, depending on the sign of the digital sum at the word boundary. Two complementary bits are appended to each group of 7 parallel input data bits to indicate to the MAX9210/ MAX9212/MAX9214/MAX9216/MAX9220/MAX9222 deserializers whether the data bits are inverted (see Figures 9 and 10). The deserializer restores the original state of the parallel data. The LVDS clock signal alternates duty cycles of $4 / 9$ and $5 / 9$, which maintain DC balance.


Figure 9. Deserializer Serial Input in Non-DC-Balanced Mode


## Programmable DC-Balance 21-Bit Deserializers

## AC-Coupling Benefits

Bit errors experienced with DC-coupling can be eliminated by increasing the receiver common-mode voltage range by AC-coupling. AC-coupling increases the com-mon-mode voltage range of an LVDS receiver to nearly the voltage rating of the capacitor. The typical LVDS driver output is 350 mV centered on an offset voltage of 1.25 V , making single-ended output voltages of 1.425 V and 1.075V. An LVDS receiver accepts signals from 0 to 2.4 V , allowing approximately $\pm 1 \mathrm{~V}$ common-mode difference between the driver and receiver on a DC-coupled link $(2.4 \mathrm{~V}-1.425 \mathrm{~V}=0.975 \mathrm{~V}$ and $1.075 \mathrm{~V}-0 \mathrm{~V}=1.075 \mathrm{~V})$. Common-mode voltage differences may be due to ground potential variation or common-mode noise. If there is more than $\pm 1 \mathrm{~V}$ of difference, the receiver is not guaranteed to read the input signal correctly and may cause bit errors. AC-coupling filters low-frequency ground shifts and common-mode noise and passes high-frequency data. A common-mode voltage differ-
ence up to the voltage rating of the coupling capacitor (minus half the differential swing) is tolerated. DC-balanced coding of the data is required to maintain the differential signal amplitude and limit jitter on an AC-coupled link. A capacitor in series with each output of the LVDS driver is sufficient for AC-coupling. However, two capacitors-one at the serializer output and one at the deserializer input-provide protection in case either end of the cable is shorted to a high voltage.

## Applications Information

Selection of AC-Coupling Capacitors
Voltage droop and the DSV of transmitted symbols cause signal transitions to start from different voltage levels. Because the transition time is finite, starting the signal transition from different voltage levels causes timing jitter. The time constant for an AC-coupled link needs to be chosen to reduce droop and jitter to an acceptable level.


Figure 11. DC-Coupled Link, Non-DC-Balanced Mode


Figure 12. Two Capacitors per Link, AC-Coupled, DC-Balanced Mode

The RC network for an AC-coupled link consists of the LVDS receiver termination resistor (RT), the LVDS driver output resistor (Ro), and the series AC-coupling capacitors ( C ). The RC time constant for two equal-value series capacitors is $(\mathrm{C} \times(\mathrm{RT}+\mathrm{Ro})$ )/2 (Figure 12). The RC time constant for four equal-value series capacitors is ( $C \times(R T+R O)$ )/4 (Figure 13).
RT is required to match the transmission line impedance (usually $100 \Omega$ ) and $\mathrm{RO}_{\mathrm{O}}$ is determined by the LVDS driver design (the minimum differential output resistance of $78 \Omega$ for the MAX9209/MAX9211/MAX9213/ MAX9215 serializers is used in the following example). This leaves the capacitor selection to change the system time constant.
In the following example, the capacitor value for a droop of $2 \%$ is calculated. Jitter due to this droop is then calculated assuming a 1 ns transition time:
$C=-(2 \times t B \times D S V) /(\ln (1-D) \times(R T+R O))(E q 1)$
where:
C = AC-coupling capacitor (F).
tB = bit time (s).
DSV = digital sum variation (integer).
In = natural log.
D = droop (\% of signal amplitude).
RT = termination resistor ( $\Omega$ ).
Ro $=$ output resistance ( $\Omega$ ).
Equation 1 is for two series capacitors (Figure 12). The bit time ( tB ) is the period of the parallel clock divided by 9. The DSV is 10. See equation 3 for four series capacitors (Figure 13).
The capacitor for $2 \%$ maximum droop at 8 MHz parallel rate clock is:

$$
\begin{aligned}
& C=-(2 \times \operatorname{tB} \times \operatorname{DSV}) /(\ln (1-\mathrm{D}) \times(\mathrm{RT}+\mathrm{RO})) \\
& \mathrm{C}=-(2 \times 13.9 \mathrm{~ns} \times 10) /(\ln (1-0.02) \times(100 \Omega+78 \Omega)) \\
& C=0.0773 \mu \mathrm{~F}
\end{aligned}
$$

## Programmable DC-Balance 21-Bit Deserializers



Figure 13. Four Capacitors per Link, AC-Coupled, DC-Balanced Mode

Jitter due to droop is proportional to the droop and transition time:

$$
\mathrm{t} J=\mathrm{t} \times \mathrm{D}(\mathrm{Eq} 2)
$$

where:
$\mathrm{t} \mathrm{J}=\mathrm{jitter}(\mathrm{s})$.
tT = transition time (s) (0 to 100\%).
D = droop (\% of signal amplitude).
Jitter due to $2 \%$ droop and assumed 1 ns transition time is:

$$
\begin{gathered}
\mathrm{t}_{\mathrm{J}}=1 \mathrm{~ns} \times 0.02 \\
\mathrm{t} J=20 \mathrm{ps}
\end{gathered}
$$

The transition time in a real system depends on the frequency response of the cable driven by the serializer. The capacitor value decreases for a higher frequency parallel clock and for higher levels of droop and jitter. Use high-frequency, surface-mount ceramic capacitors. Equation 1 altered for four series capacitors (Figure 13) is:

$$
C=-(4 \times \operatorname{tB} \times D S V) /(\ln (1-D) \times(R T+R O))(E q 3)
$$

Fail-Safe
The MAX9210/MAX9212/MAX9214/MAX9216/MAX9220/ MAX9222 have fail-safe LVDS inputs in non-DC-balanced mode (Figure 1). Fail-safe drives the outputs low when the corresponding LVDS input is open, undriven and shorted, or undriven and parallel terminated. The fail-safe on the LVDS clock input drives all outputs low. Fail-safe does not operate in DC-balanced mode.

## Input Bias and Frequency Detection

In DC-balanced mode, the inverting and noninverting LVDS inputs are internally connected to +1.2 V through $42 \mathrm{k} \Omega(\mathrm{min})$ to provide biasing for AC-coupling (Figure 1). A frequency-detection circuit on the clock input detects when the input is not switching, or is switching at low frequency. In this case, all outputs are driven low. To prevent switching due to noise when the clock input is not driven, bias the clock input to differential +15 mV by connecting a $10 \mathrm{k} \Omega \pm 1 \%$ pullup resistor between the noninverting input and VCC , and a $10 \mathrm{k} \Omega \pm 1 \%$ pulldown resistor between the inverting input and ground. These

# Programmable DC-Balance 21-Bit Deserializers 

bias resistors, along with the $100 \Omega \pm 1 \%$ tolerance termination resistor, provide +15 mV of differential input. However, the +15 mV bias causes degradation of RSKM proportional to the slew rate of the clock input. For example, if the clock transitions 250 mV in 500 ps , the slew rate of $0.5 \mathrm{mV} / \mathrm{ps}$ reduces RSKM by 30ps.

## Unused LVDS Data Inputs

In non-DC-balanced mode, leave unused LVDS data inputs open. In non-DC balanced mode, the input failsafe circuit drives the corresponding outputs low and no pullup or pulldown resistors are needed. In DC-balanced mode, at each unused LVDS data input, pull the inverting input up to $\mathrm{V}_{\mathrm{CC}}$ using a $10 \mathrm{k} \Omega$ resistor, and pull the noninverting input down to ground using a $10 \mathrm{k} \Omega$ resistor. Do not connect a termination resistor. The pullup and pulldown resistors drive the corresponding outputs low and prevent switching due to noise.

## PWRDWN

Driving $\overline{\text { PWRDWN }}$ low puts the outputs in high impedance, stops the PLL, and reduces supply current to $50 \mu \mathrm{~A}$ or less. Driving PWRDWN high drives the outputs low until the PLL locks. The outputs of two deserializers can be bused to form a 2:1 mux with the outputs controlled by PWRDWN. Wait 100ns between disabling one deserializer (driving PWRDWN low) and enabling the second one (driving PWRDWN high) to avoid contention of the bused outputs.

Input Clock and PLL Lock Time There is no required timing sequence for the application or reapplication of the parallel rate clock (RxCLK IN ) relative to $\overline{\mathrm{PWRDWN}}$, or to a power-supply ramp for proper PLL lock. The PLL lock time is set by an internal counter. The maximum time to lock is 32,800 clock periods. Power and clock should be stable to meet the lock time specification. When the PLL is locking, the outputs are low.


Figure 14. IEC 61000-4-2 Contact Discharge ESD Test Circuit

## Power-Supply Bypassing

There are separate on-chip power domains for digital circuits, outputs, PLL, and LVDS inputs. Bypass each VCC, VCCO, PLL VCC, and LVDS VCC pin with high-frequency, surface-mount ceramic $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ capacitors in parallel as close to the device as possible, with the smallest value capacitor closest to the supply pin.

Cables and Connectors Interconnect for LVDS typically has a differential impedance of $100 \Omega$. Use cables and connectors that have matched differential impedance to minimize impedance discontinuities.
Twisted-pair and shielded twisted-pair cables offer superior signal quality compared to ribbon cable and tend to generate less EMI due to magnetic field canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver.

## Board Layout

Keep the LVTTL/LVCMOS outputs and LVDS input signals separated to prevent crosstalk. A four-layer PC board with separate layers for power, ground, LVDS inputs, and digital signals is recommended.

IEC 61000-4-2 Level 4 ESD Protection The IEC 61000-4-2 standard specifies ESD tolerance for electronic systems. The IEC 61000-4-2 model (Figure 14) specifies a 150 pF capacitor that is discharged into the device through a $330 \Omega$ resistor. The MAX9210/MAX9212/MAX9214/MAX9216/MAX9220/ MAX9222 LVDS inputs are rated for IEC 61000-4-2 level 4 ( $\pm 8 \mathrm{kV}$ contact discharge and $\pm 15 \mathrm{kV}$ air discharge). IEC 61000-4-2 discharges higher peak current and more energy than the HBM due to the lower series resistance and larger capacitor. The HBM (Figure 15) specifies a 100pF capacitor that is discharged into the device through a $1.5 \mathrm{k} \Omega$ resistor. All pins are rated for $\pm 5 \mathrm{kV}$ HBM.


Figure 15. Human Body ESD Test Circuit

# Programmable DC-Balance 21-Bit Deserializers 

## 5V Tolerant Input

PWRDWN is 5 V tolerant and is internally pulled down to GND. DCB/NC is not 5 V tolerant. The input voltage range for DCB/NC is nominally ground to Vcc. Normally, DCB/NC is connected to VCC or ground.

## Skew Margin (RSKM)

Skew margin (RSKM) is the time allowed for degradation of the serial data sampling setup and hold times by sources other than the deserializer. The deserializer sampling uncertainty is accounted for and does not need to be subtracted from RSKM. The main outside contributors of jitter and skew that subtract from RSKM are interconnect intersymbol interference, serializer pulse position uncertainty, and pair-to-pair path skew.

Vcco Output Supply and Power Dissipation The outputs have a separate supply ( $\mathrm{V}_{\mathrm{CCO}}$ ) for interfacing to systems with 1.8 V to 5 V nominal input logic levels. The DC Electrical Characteristics table gives the maximum supply current for $\mathrm{VCCO}=3.6 \mathrm{~V}$ with 8 pF load at several switching frequencies with all outputs switching in the worst-case switching pattern. The approximate incremental supply current for $\mathrm{V}_{\mathrm{CcO}}$ other than 3.6 V with the same $\mathbf{8 p F}$ load and worst-case pattern can be calculated using:

$$
I=C_{T} V_{1} 0.5 \mathrm{fc} \times 21 \text { (data outputs) }
$$

+ CTVIfC $\times 1$ (clock output)
where:
II = incremental supply current.
CT = total internal (CINT) and external (CL) load capacitance.
$\mathrm{V}_{\mathrm{I}}=$ incremental supply voltage.
$\mathrm{fc}_{\mathrm{C}}=$ output clock switching frequency.
The incremental current is added to (for $\mathrm{V}_{\mathrm{CCO}}>3.6 \mathrm{~V}$ ) or subtracted from (for VCCO $<3.6 \mathrm{~V}$ ) the DC Electrical Characteristics table maximum supply current. The internal output buffer capacitance is $\operatorname{CINT}=6 \mathrm{pF}$. The worst-case pattern switching frequency of the data outputs is half the switching frequency of the output clock. In the following example, the incremental supply current is calculated for $\mathrm{V} \mathrm{CCO}=5.5 \mathrm{~V}$, fC $=34 \mathrm{MHz}$, and $\mathrm{CL}_{\mathrm{L}}=8 \mathrm{pF}$ :

$$
\begin{gathered}
V_{I}=5.5 \mathrm{~V}-3.6 \mathrm{~V}=1.9 \mathrm{~V} \\
C_{T}=\mathrm{C}_{\text {INT }}+\mathrm{CL}_{\mathrm{L}}=6 \mathrm{pF}+8 \mathrm{pF}=14 \mathrm{pF}
\end{gathered}
$$

where:
$\mathrm{I}_{\mathrm{I}}=\mathrm{CTV}_{\mathrm{V}} 0.5 \mathrm{~F}_{\mathrm{C}} \times 21$ (data outputs) $+\mathrm{CTV}_{\mathrm{I}} \mathrm{fC} \times 1$ (clock output).
$\mathrm{I}=(14 \mathrm{pF} \times 1.9 \mathrm{~V} \times 0.5 \times 34 \mathrm{MHz} \times 21)+(14 \mathrm{pF} \times 1.9 \mathrm{~V} \times$ 34 MHz ).
$\|=9.5 \mathrm{~mA}+0.9 \mathrm{~mA}=10.4 \mathrm{~mA}$.

The maximum supply current in DC-balanced mode for $\mathrm{VcC}=\mathrm{VCCO}=3.6 \mathrm{~V}$ at $\mathrm{fC}=34 \mathrm{MHz}$ is 106 mA (from the DC Electrical Characteristics table). Add 10.4 mA to get the total approximate maximum supply current at $\mathrm{V}_{\mathrm{CCO}}$ $=5.5 \mathrm{~V}$ and $\mathrm{VCC}=3.6 \mathrm{~V}$.
If the output supply voltage is less than $\mathrm{V} C C O=3.6 \mathrm{~V}$, the reduced supply current can be calculated using the same formula and method.
At high switching frequency, high supply voltage, and high capacitive loading, power dissipation can exceed the package power dissipation rating. Do not exceed the maximum package power dissipation rating. See the Absolute Maximum Ratings for maximum package power dissipation capacity and temperature derating.

Rising- or Falling-Edge Output Strobe The MAX9210/MAX9212/MAX9214/MAX9216 have a rising-edge output strobe, which latches the parallel output data into the next chip on the rising edge of RxCLK OUT. The MAX9220/MAX9222 have a fallingedge output strobe, which latches the parallel output data into the next chip on the falling edge of RxCLK OUT. The deserializer output strobe polarity does not need to match the serializer input strobe polarity. A deserializer with rising or falling edge output strobe can be driven by a serializer with a rising edge input strobe.

Functional Diagram


# Programmable DC-Balance 21-Bit Deserializers 

Pin Configurations


## Chip Information

MAX9210 TRANSISTOR COUNT: 10,248
MAX9212 TRANSISTOR COUNT: 10,248
MAX9214 TRANSISTOR COUNT: 10,248
MAX9216 TRANSISTOR COUNT: 10,248
MAX9220 TRANSISTOR COUNT: 10,248
MAX9222 TRANSISTOR COUNT: 10,248
PROCESS: CMOS

## Programmable DC-Balance 21-Bit Deserializers

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


# Programmable DC-Balance 21-Bit Deserializers 

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## Programmable DC-Balance 21-Bit Deserializers

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

| COMMON DIMENSIONS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG | 32L 7x7 |  |  | 44L 7x7 |  |  | 4BL. 7x7 |  |  | CUSTOM PKC. (T4877-1) 4BL 7x7 |  |  | 56L 7x7 |  |  |
| STMBOL | MIN. | NOM. | MAX. | MIN. | NOM. | max. | MIN. | NOM. | max. | MIN. | NOM. | MAX. | MIN. | NOM. | max. |
| A | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 |
| A1 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 | 0 | - | 0.05 |
| A2 | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  | 0.20 REF. |  |  |
| $b$ | 0.25 | 0.30 | 0.35 | 0.20 | 0.25 | 0.30 | 0.20 | 0.25 | 0.30 | 0.20 | 0.25 | 0.30 | 0.15 | 0.20 | 0.25 |
| D | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 |
| E | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 | 6.90 | 7.00 | 7.10 |
| 0 | 0.65 BSC. |  |  | 0.50 BSC. |  |  | 0.50 日SC. |  |  | 0.50 BSC. |  |  | 0.40 BSC. |  |  |
| k | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | 0.35 | 0.45 |
| L | 0.45 | 0.55 | 0.65 | 0.45 | 0.55 | 0.65 | 0.30 | 0.40 | 0.50 | 0.45 | 0.55 | 0.65 | 0.40 | 0.50 | 0.60 |
| LI | - | - | - | - | - | - | - | - | - | - | - | - | 0.30 | 0.40 | 0.50 |
| N | 32 |  |  | 44 |  |  | 48 |  |  | 44 |  |  | 56 |  |  |
| ND | 8 |  |  | 11 |  |  | 12 |  |  | 10 |  |  | 14 |  |  |
| NE | 8 |  |  | 11 |  |  | 12 |  |  | 12 |  |  | 14 |  |  |


| EXPOSED PAD VARLATIONS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { PKG. } \\ & \text { CODES } \end{aligned}$ | DEPOPUATEL LEADS | D2 |  |  | E2 |  |  | $\begin{array}{\|l\|} \hline \text { JEDEC } \\ \text { MD220 } \\ \text { REV. C } \end{array}$ | $\begin{array}{\|c\|} \hline \text { DOWN } \\ \text { BONDS } \\ \text { ALOWED } \end{array}$ |
|  |  | MIN. | NOM. | max. | MIN. | NOM. | MAX. |  |  |
| T3277-1 | - | 4.55 | 4.70 | 4.85 | 4.55 | 4.70 | 4.85 | - | NO |
| T3277-2 | - | 4.55 | 4.70 | 4.85 | 4.55 | 4.70 | 4.85 | - | YES |
| T4477-1 | - | 4.55 | 4.70 | 4.85 | 4.55 | 4.70 | 4.85 | WKKD-1 | NO |
| T4477-2 | - | 4.55 | 4.70 | 4.85 | 4.55 | 4.70 | 4.85 | WKKD-1 | YES |
| T4477-3 | - | 4.55 | 4.70 | 4.85 | 4.55 | 4.70 | 4.85 | WKKD-1 | YES |
| T4877-1* | 13,24,37,48 | 4.20 | 4.30 | 4.40 | 4.20 | 4.30 | 4.40 | - | NO |
| T4877-2 | - | 5.45 | 5.60 | 5.63 | 5.45 | 5.80 | 5.63 | - | NO |
| T4877-3 | - | 4.85 | 5.10 | 5.25 | 4.95 | 5.10 | 5.25 | - | YES |
| T4877-4 | - | 5.45 | 5.60 | 5.63 | 5.45 | 5.60 | 5.63 | - | YES |
| T4877-5 | - | 2.40 | 2.50 | 2.60 | 2.40 | 2.50 | 2.60 | - | NO |
| T4877-6 | - | 5.45 | 5.60 | 5.63 | 5.45 | 5.60 | 5.63 | - | NO |
| T5677-1 | - | 5.20 | 5.30 | 5.40 | 5.20 | 5.30 | 5.40 | - | YES |

* NOTE: T4877-1 IS A CUSTOM 4BL PKG. WITH 4 LEADS DEPOPULATED. TOTAL NUMBER DF LEADS ARE 44.
NOTES:

1. DIMENSIONING \& TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. $N$ is the total number of terminals.
4. the terminal \#1 Identifier and terminal numbering convention shall conform to jesd 95-1 SPP-012. DETALLS OF TERMINAL \#1 IDENTIFER ARE OPTIONAL, BUT MUST EE LOCATED WITHIN
the zone indicated. the terminal \#1 IDENTIFIER may be Either a mold or marked feature.
5. DIMENSION a APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN
0.25 mm AND 0.30 mm FROM TERMINAL TIP.
6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
7. DEPOPULATION IS POSSIBLE IN A STMMETRICAL FASHION.
8. COPLANARTTY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WEL AS THE TERMINALS.
9. DRAWING CONFORMS TO JEDEC MO220 EXCEPT THE EXPOSED PAD DIMENSIONS OF T3277-1;
T4877-1/-2/-3/-4/-5/-6 \& T5677-1.
10. WARPAGE SHALL NOT EXCEED 0.10 mm .


[^0]:    RISING EDGE STROBE SHOWN

