19-2484; Rev 0; 7/02



ECL/PECL Dual Differential 2:1 Multiplexer

General Description

The MAX9384 fully differential dual 2:1 multiplexer (mux) features extremely low propagation delay (560ps max) and output-to-output skew (40ps max). The device is ideal for clock and data multiplexing applications. The two 2:1 muxes are controlled individually or simultaneously through mux select inputs COM_SEL, SELO, and SEL1. The mux select inputs are compatible with ECL/PECL logic, and are referenced to on-chip outputs VBB0 and VBB1, nominally VCC - 1.33V.

The differential inputs D, \overline{D} can be configured to accept a single-ended signal when the unused complementary input is connected to the on-chip supply output VBB as a reference voltage. All the differential inputs have bias and clamp circuits that force the outputs to a low default when the inputs are left open or at VEE. The single-ended mux select inputs have pulldowns to VEE, providing low default inputs when the select inputs are left open.

The device operates with a wide supply range (VCC - V_{EE}) of +3.0V to +5.5V for PECL or -3.0V to -5.5V for ECL, and is pin compatible with the MC100LVEL56 and MC100EL56. The MAX9384 is offered in a 20-pin wide SO package, and is specified for operation from -40°C to +85°C.

Applications

High-Speed Telecom, Datacom Applications Central-Office Backplane Clock Distribution Access Multiplexers (DSLAM/DLC)

Functional Diagram appears at end of data sheet.


Features

- ♦ 40psp-p Deterministic Jitter
- ♦ 440ps Differential Propagation Delay
- ♦ 12ps Output-to-Output Skew
- **♦ Individual and Common Select**
- ♦ +3.0V to +5.5V Supplies for Differential LVPECL/PECL
- ◆ -3.0V to -5.5V Supplies for Differential LVECL/ECL
- ♦ Outputs Low for Inputs Open or at VEE
- ♦ >2kV ESD Protection (Human Body Model)
- Pin Compatible with MC100LVEL56 and MC100EL56

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX9384EWP	-40°C to +85°C	20 Wide SO

Pin Configuration





ABSOLUTE MAXIMUM RATINGS

Junction-to-Case T	0.3V to 6.0V	V _{CC} - V _{EE}
20-Lead Wide S	SEL) to V _{EE} 0.3V to (V _{CC} + 0.3V)	Inputs (D_, D_, SEL_, COM
Continuous Power	±3.0V	
20-Lead Wide S	50mA	Continuous Output Current
(derate 10mW/°	100mA	Surge Output Current
Operating Temper	±0.65mA	V _{BB} Sink/Source Current
Junction Temperat	al Resistance in Still Air	Junction-to-Ambient Therm
Storage Temperatu	+100°C/W	20-Lead Wide SO
ESD Protection	al Resistance with	Junction-to-Ambient Therm
Human Body Mo		500LFPM Airflow
(D_, \overline{D}_, Q_, \overline{Q}_,	+58°C/W	20-Lead Wide SO
Soldering Tempera		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} - V_{EE} = 3.0V \text{ to } 5.5V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V. \text{ Typical values are at } V_{CC} - V_{EE} = 3.3V, V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V, \text{ unless otherwise noted.})$ (Notes 1, 2, 3)

DADAMETED	SYMBOL	CONDITIONS		-40°C			+25°C			+85°C		UNITS
PARAMETER SYMBO		CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
SINGLE-ENDED IN	IPUT SEL_,	COM_SEL										
Input High Voltage	VIH	Internally referenced to V _{BB} , Figure 1	V _{CC} - 1.165		V _C C	V _{CC} - 1.165		V _C C	V _{CC} - 1.165		V _C C	V
Input Low Voltage	VIL	Internally referenced to V _{BB} , Figure 1	V _{CC} - 1.810		V _{CC} - 1.475	V _{CC} - 1.810		V _{CC} - 1.475	V _{CC} - 1.810		V _{CC} - 1.475	V
Input Current	I _{IN}	V _{IH} , V _{IL}	-10		+50	-10		+50	-10		+50	μΑ
DIFFERENTIAL IN	PUT (D_, D_	_)										
Single-Ended Input High Voltage	VIH	V _{BB} connected to the unused input, Figure 1	V _{CC} - 1.165		V _C C	V _{CC} - 1.165		V _C C	V _{CC} - 1.165		V _C C	V
Single-Ended Input Low Voltage	VIL	V _{BB} connected to the unused input, Figure 1	V _{CC} - 1.810		V _{CC} - 1.475	V _{CC} - 1.810		V _{CC} - 1.475	V _{CC} - 1.810		V _{CC} - 1.475	V
High Voltage of Differential Input	VIHD	Figure 1	V _{EE} + 1.3		V _C C	V _{EE} + 1.2		Vcc	V _{EE} + 1.2		Vcc	V
Low Voltage of Differential Input	V _{ILD}	Figure 1	VEE		V _{CC} - 0.095	VEE		V _{CC} - 0.095	VEE		V _{CC} - 0.095	V
Differential Input Voltage	V _{IHD} - V _{ILD}	Figure 1	0.095		3.0	0.095		3.0	0.095		3.0	٧
Input Current	I _{IN}	V _{IH} , V _{IL} , V _{IHD} , V _{ILD}	-100		+100	-100		+100	-100		+100	μΑ

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} - V_{EE} = 3.0V \text{ to } 5.5V, \text{ outputs loaded with } 50\Omega \pm 1\% \text{ to } V_{CC} - 2V. \text{ Typical values are at } V_{CC} - V_{EE} = 3.3V, V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V, \text{ unless otherwise noted.})$ (Notes 1, 2, 3)

PARAMETER	SYMBOL	CONDITIONS		-40°C		+25°C			+85°C			UNITS
PARAMETER STMBOL		CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OUTPUT $(Q_{-}, \overline{Q_{-}})$												
Single-Ended Output High Voltage	Voh	Figure 2	V _{CC} - 1.085	V _{CC} - 0.998	V _{CC} - 0.880	V _{CC} - 1.025	V _{CC} - 0.947	V _{CC} - 0.880	V _{CC} - 1.025	V _{CC} - 0.929	V _{CC} - 0.880	V
Single-Ended Output Low Voltage	V _{OL}	Figure 2	V _{CC} - 1.830	V _{CC} - 1.707	V _{CC} - 1.555			V _{CC} - 1.620	V _{CC} - 1.810	V _{CC} - 1.690	V _{CC} - 1.620	V
Differential Output Voltage	V _{OH} - V _{OL}	Figure 2	600			640			660			mV
REFERENCE OUT	PUT (V _{BB})											
Reference Voltage Output	V _{BB}	I _{BB} = ±0.5mA (Note 4)	V _{CC} - 1.38	V _{CC} - 1.322	V _{CC} - 1.26	V _{CC} - 1.38	V _{CC} - 1.330	V _{CC} - 1.26	V _{CC} - 1.38	V _{CC} - 1.335	V _{CC} - 1.26	٧
SUPPLY												
Supply Current	IEE	(Note 5)		15	24		17	24		19	24	mA

AC ELECTRICAL CHARACTERISTICS


(VCC - VEE = 3.0V to 5.5V, outputs loaded with 50Ω ±1% to V_{CC} - 2V, V_{IHD} - V_{ILD} = 0.15V to 1V, f_{IN} \leq 500MHz, input duty cycle = 50%, input transition time = 125ps (20% to 80%). Typical values are at V_{CC} - V_{EE} = 3.3V, V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V, unless otherwise noted.) (Note 6)


PARAMETER	OVMDOL	COMPITIONS		-40°C		+25°C			+85°C			UNITS
FANAMETER SYMBO	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Differential Input-to-Output Delay	tpLHD, tpHLD	Figure 2	340		540	350		550	360		560	ps
Single-Ended Input-to-Output Delay	tpLH1, tpHL1	Figure 3 (Note 7)	290		540	310		560	330		580	ps
SEL_ and COM_SEL to Output Delay	tpLH2, tpHL2	Figure 4 (Note 7)	310		730	320		740	330		750	ps
Output-to-Output Skew	tskoo	(Note 8)		12	40		12	40		12	40	ps
Added Random Jitter	t _{RJ}	f _{IN} = 500MHz (Note 9)		0.3	0.8		0.4	0.8		0.5	0.8	ps(RMS)
Added Deterministic Jitter	t _{DJ}	1.0Gbps 2 ²³ - 1 PRBS pattern (Note 9)		40	70		40	70		40	70	ps(P-P)
Switching Frequency	f _{MAX}	V _{OH} - V _{OL} ≥ 300mV, Figure 2	1.5			1.5			1.5			GHz
Output Rise and Fall Time (20% to 80%)	t _R , t _F	Figure 2	200	310	440	200	310	440	200	310	440	ps


- **Note 1:** Measurements are made with the device in thermal equilibrium.
- Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative.
- Note 3: DC parameters production tested at $T_A = +25^{\circ}C$ and guaranteed by design over the full operating temperature range.
- **Note 4:** Use V_{BB} only for inputs that are on the same device as the V_{BB} reference.
- **Note 5:** All pins open except V_{CC} and V_{EE}.
- Note 6: Guaranteed by design and characterization. Limits are set at ±6 sigma.
- **Note 7:** Test conditions are $V_{IH} = V_{CC} 1.11V$ and $V_{IL} = V_{CC} 1.53V$.
- Note 8: Measured between outputs of the same part at the signal crossing points for a same-edge transition. Differential input signal.
- Note 9: Device jitter added to the input signal. Differential input signal.


Typical Operating Characteristics

 $(V_{CC} - V_{EE} = 3.3V, V_{IHD} = V_{CC} - 1V, V_{ILD} = V_{CC} - 1.5V, COM_SEL = low, SEL_ = low, outputs loaded with 50 \Omega \pm 1\% to V_{CC} - 2V, f_{IN} = 1.5V$ = 500MHz, input duty cycle = 50%, input transition time = 125ps (20% to 80%), unless otherwise noted.)












SUPPLY CURRENT (IEE)








TRANSITION TIME vs. TEMPERATURE



DIFFERENTIAL PROPAGATION DELAY vs. TEMPERATURE



Pin Description

	T				
PIN	NAME	FUNCTION			
1	D0a	Noninverting Differential Input a for MUX 0. Internal 120k Ω pulldown to V _{EE} .			
2	D0a	Inverting Differential Input ${f a}$ for MUX 0. Internal 120k Ω pulldown to V _{EE} and 120k Ω pullup to V _{CC} .			
3	Reference Output Voltage. Connect to the inverting or noninverting clock input to provide a reference for single-ended operation. When used, bypass V _{BB0} to V _{CC} with a 0.01µF ceramic capacitor. Otherwise leave open. V _{BB0} is internally connected to V _{BB1} .				
4	D0b	Noninverting Differential Input ${f b}$ for MUX 0. Internal 120k Ω pulldown to V _{EE} .			
5	D0b	Inverting Differential Input ${f b}$ for MUX 0. Internal 120k Ω pulldown to V_{EE} and 120k Ω pullup to V_{CC} .			
6	D1a	Noninverting Differential Input a for MUX 1. Internal 120kΩ pulldown to V _{EE} .			
7	D1a	Inverting Differential Input a for MUX 1. Internal 120 k Ω pulldown to V_{EE} and 120 k Ω pullup to V_{CC} .			
8	V _{BB1}	Reference Output Voltage. Connect to the inverting or noninverting clock input to provide a reference for single-ended operation. When used, bypass VBB1 to VCC with a 0.01µF ceramic capacitor. Otherwise leave open. VBB1 is internally connected to VBB0.			
9	D1b	Noninverting Differential Input b for MUX 1. Internal 120kΩ pulldown to V _{EE} .			
10	D1b	Inverting Differential Input b for MUX 1. Internal $120k\Omega$ pulldown to V_{EE} and $120k\Omega$ pullup to V_{CC} .			
11	VEE	Negative Supply Voltage			
12	Q1	Inverting Output for MUX 1. Typically terminate with 50Ω resistor to V_{CC} - 2V.			
13	Q1	Noninverting Output for MUX 1. Typically terminate with 50Ω resistor to V_{CC} - $2V$.			
14, 20	Vcc	Positive Supply Voltage. Bypass each V _{CC} to V _{EE} with 0.1µF and 0.01µF ceramic capacitors. Place the capacitors as close to the device as possible with the smaller value capacitor closest to the device.			
15	SEL1	Select Logic Input for MUX 1. Internal 210kΩ pulldown to VEE.			
16	COM_SEL	Common Select Logic Input. Internal 210kΩ pulldown to VEE.			
17	SEL0	Select Logic Input for MUX 0. Internal 210kΩ pulldown to V _{EE} .			
18	Q0	Inverting Output for MUX 0. Typically terminate with 50Ω resistor to V_{CC} - $2V$.			
19	Q0	Noninverting Output for MUX 0. Typically terminate with 50Ω resistor to V_{CC} - 2V.			




Figure 1. Input Definitions




Figure 2. Differential Input-to-Output Propagation Delay Timing Diagram




Figure 3. Single-Ended Input-to-Output Propagation Delay Timing Delay




Figure 4. Select Inputs (COM_SEL, SEL_) to Output (Q_, \overline{Q}) Delay Timing Diagram

Detailed Description

The MAX9384 dual differential 2:1 multiplexer features extremely low propagation delay (560ps max) and output-to-output skew (40ps max). These features make the device ideal for clock and data multiplexing applications.

The two differential muxes are controlled individually or simultaneously through select control inputs, SEL0, SEL1, and COM_SEL (see Table 1). The select control inputs are referenced to VBB (nominally VCC - 1.33V) and are internally pulled down to VEE through 210k Ω resistors. By default, the select inputs are low when left open.

The differential inputs D_, $\overline{\rm D}_{\rm L}$ can be configured to accept a single-ended signal when the unused complementary input is connected to the on-chip reference voltage VBB. The reference output voltage, pins VBB0 and VBB1, provides the input reference voltage for single-ended operation for each mux. A single-ended input of at least VBB_ ± 95 mV or a differential input of at least 95mV switches the outputs to the VOH and VOL levels

Table 1. Input Select Truth Table

CONTR	DATA INPUT	
COM_SEL	SEL_	$D_{\!-},\overline{D}_{\!-}$
Loronon	L or open	b [*]
L or open	Н	а
Н	X	а

^{*}Default input when COM_SEL and SEL_ are left open.

specified in the *DC Electrical Characteristics*. The maximum magnitude of the differential input from D_ to \overline{D} _ is $\pm 3.0 \text{V}$. Specifications for the high and low voltages of a differential input (V_{IHD} and V_{ILD}) and the differential input voltage (V_{IHD} - V_{ILD}) apply simultaneously.

The device operates over a wide supply range (V_{CC} - V_{EE}) of +3.0V to +5.5V for PECL or -3.0V to -5.5V for ECL, and is pin compatible with the MC100LVEL56 and MC100EL56.

Single-Ended Operation

A single-ended input can be driven to V_{CC} and V_{EE} or by a single-ended LVPECL/LVECL signal. D_, \overline{D}_{-} are differential inputs but can be configured to accept single-ended inputs. This is accomplished by connecting the on-chip reference voltage, V_{BB}_{-} , to an unused complementary input as a reference. For example, the differential D0a, $\overline{D0a}$ input is converted to a noninverting, single-ended input by connecting V_{BB0} to $\overline{D0a}$ and connecting the single-ended input to D0a. Similarly, an inverting input is obtained by connecting V_{BB0} to $\overline{D0a}$ and connecting the single-ended input to $\overline{D0a}$.

When using the V_{BB}_ reference output, bypass it with a 0.01 μ F ceramic capacitor to V_{CC}. If not used, leave it open. The V_{BB}_ reference can source or sink 0.5mA, which is sufficient to drive two inputs.

Applications Information

Output Termination

Terminate the outputs through 50Ω to VCC - 2V or use equivalent Thevenin terminations. Terminate each Q_- and \overline{Q}_- output with identical termination on each for minimal distortion. When a single-ended signal is taken from the differential output, terminate both Q_- and \overline{Q}_- . Ensure that output currents do not exceed the current limits as specified in the Absolute Maximum Ratings table. Under all operating conditions, the device's total thermal limits should be observed.

Supply Bypassing

Bypass each V_{CC} to V_{EE} with high-frequency surfacemount ceramic $0.1\mu F$ and $0.01\mu F$ capacitors. Place the capacitors as close to the device as possible, with the $0.01\mu F$ capacitor closest to the device pins.

Use multiple vias when connecting the bypass capacitors to ground. When using the VBB0 or VBB1 reference outputs, bypass each one with a 0.01 μ F ceramic capacitor to VCC. If the VBB0 or VBB1 reference outputs are not used, they can be left open.

Traces

Circuit board trace layout is very important to maintain the signal integrity of high-speed differential signals. Maintaining integrity is accomplished in part by reducing signal reflections and skew, and increasing common-mode noise immunity.


Signal reflections are caused by discontinuities in the 50Ω characteristic impedance of the traces. Avoid discontinuities by maintaining the distance between differential traces, not using sharp corners or using vias. Maintaining distance between the traces also increases common-mode noise immunity. Reducing signal skew is accomplished by matching the electrical length of the differential traces.

Chip Information

TRANSISTOR COUNT: 485


PROCESS: Bipolar

Functional Diagram



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.