

TOSHIBA

TC55V1001F/FT/TR/ST/SR-85,-10

TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

131,072-WORD BY 8-BIT STATIC RAM

DESCRIPTION

The TC55V1001F/FT/TR/ST/SR is a 1,048,576-bit static random access memory (SRAM) organized as 131,072 words by 8 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.7 to 3.6 V power supply. Advanced circuit technology provides both high speed and low power at an operating current of 3 mA/MHz (typ) and a minimum cycle time of 85 ns. It is automatically placed in low-power mode at 1 μ A standby current (typ) when chip enable ($\overline{\text{CE1}}$) is asserted high or ($\overline{\text{CE2}}$) is asserted low. There are three control inputs. $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ are used to select the device and for data retention control, and output enable ($\overline{\text{OE}}$) provides fast memory access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. The TC55V1001F/FT/TR/ST/SR is available in a plastic 32-pin small-outline package (SOP) and normal and reverse pinout plastic 32-pin thin-small-outline package (TSOP).

FEATURES

- Low-power dissipation
Operating: 10.8 mW/MHz (typical)
- Standby current of 3 μ A (maximum) at
 $T_a = 25^\circ\text{C}$
- Single power supply voltage of 2.7 to 3.6 V
- Power down features using $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$.
- Data retention supply voltage of 2 to 3.6 V
- Direct TTL compatibility for all inputs and outputs

- Access Times (maximum):

	2.7 to 3.6 V	
	-85	-10
Access Time	85 ns	100 ns
CE1 Access Time	85 ns	100 ns
CE2 Access Time	85 ns	100 ns
OE Access Time	45 ns	50 ns

DC RECOMMENDED OPERATING CONDITIONS ($T_a = 0^\circ$ to 70°C)

SYMBOL	PARAMETER	2.7 to 3.6 V			UNIT
		MIN	TYP	MAX	
V_{DD}	Power Supply Voltage	2.7	–	3.6	V
V_{IH}	Input High Voltage	2.0	–	$V_{DD} + 0.3$	
V_{IL}	Input Low Voltage	– 0.3*	–	0.8	
V_{DH}	Data Retention Supply Voltage	2.0	–	3.6	

* – 3.0 V when measured at a pulse width of 50 ns

DC CHARACTERISTICS ($T_a = 0^\circ$ to 70°C , $V_{DD} = 2.7$ to 3.6 V)

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT			
I_{IL}	Input Leakage Current	$V_{IN} = 0\text{ V to } V_{DD}$	–	–	± 1.0	μA			
I_{OH}	Output High Current	$V_{OH} = V_{DD} - 0.5\text{ V}$	– 0.5	–	–	mA			
I_{OL}	Output Low Current	$V_{OL} = 0.4\text{ V}$	2.1	–	–	mA			
I_{LO}	Output Leakage Current	$\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$ or $R/W = V_{IL}$ or $\overline{OE} = V_{IH}$, $V_{OUT} = 0\text{ V to } V_{DD}$	–	–	± 1.0	μA			
I_{DDO1}	Operating Current	$\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$ and $R/W = V_{IH}$, $I_{OUT} = 0\text{ mA}$ Other Input = V_{IH}/V_{IL}	$V_{DD} = 3\text{ V} \pm 10\%$	Tcycle	min	–	–	35	mA
					1				

AC CHARACTERISTICS AND OPERATING CONDITIONS ($T_a = 0^\circ \text{ to } 70^\circ \text{C}$, $V_{DD} = 2.7 \text{ to } 3.6 \text{ V}$)**READ CYCLE**


SYMBOL	PARAMETER	TC55V1001F/FT/TR/ST/SR				UNIT	
		-85		-10			
		MIN	MAX	MIN	MAX		
t_{RC}	Read Cycle Time	85	–	100	–	ns	
t_{ACC}	Address Access Time	–	85	–	100		
t_{CO1}	Chip Enable ($\overline{CE1}$) Access Time	–	85	–	100		
t_{CO2}	Chip Enable ($CE2$) Access Time	–	85	–	100		
t_{OE}	Output Enable Access Time	–	45	–	50		
t_{COE}	Chip Enable Low to Output Active	10	–	10	–		
t_{OEE}	Output Enable Low to Output Active	5	–	5	–		
t_{OD}	Chip Enable High to Output High-Z	–	30	–	35		
t_{ODO}	Output Enable High to Output High-Z	–	30	–	35		
t_{OH}	Output Data Hold Time	10	–	10	–		

WRITE CYCLE


SYMBOL	PARAMETER	TC55V1001F/FT/TR/ST/SR				UNIT	
		-85		-10			
		MIN	MAX	MIN	MAX		
t_{WC}	Write Cycle Time	85	–	100	–		

TIMING DIAGRAMS

READ CYCLE (See Note 1)



WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)




- Note: (1) R/W remains HIGH for the read cycle.
- (2) If $\overline{\text{CE1}}$ goes LOW (or CE2 goes HIGH) coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If $\overline{\text{CE1}}$ goes HIGH (or CE2 goes LOW) coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If $\overline{\text{OE}}$ is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.


DATA RETENTION CHARACTERISTICS (Ta = 0° to 70°C)

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V _{DH}	Data Retention Supply Voltage		2.0	–	3.6	V
I _{DDS2}	Standby Current	V _{DH} = 3.0 V	–	–	15*	μA
		V _{DH} = 3.6 V	–	–	25	
t _{CDR}	Chip Deselect to Data Retention Mode Time		0	–	–	nS
t _R	Recovery Time		5	–	–	mS

* 3 μA (max) at Ta = 0° to 40°C

$\overline{\text{CE1}}$ CONTROLLED DATA RETENTION MODE (See Note 1)



CE2 CONTROLLED DATA RETENTION MODE (See Note 3)




Note: (1) In $\overline{CE1}$ controlled data retention mode, minimum standby current mode is entered when $CE2 \leq 0.2 V$ or $CE2 \geq V_{DD} - 0.2 V$.

(2) When $\overline{CE1}$ is operating at the V_{IH} level (2 V), the operating current is given by I_{DDS1} during the transition of V_{DD} from 3.6 to 2.2 V.

(3) In $CE2$ controlled data retention mode, minimum standby current mode is entered when $CE2 \leq 0.2 V$.

PACKAGE DIMENSIONS (SOP32-P-525-1.27)


Units in mm



Weight: 1.04 g (typ)

PACKAGE DIMENSIONS (TSOP I 32-P-0820-0.50)


Units in mm



Weight: 0.34 g (typ)

PACKAGE DIMENSIONS (TSOP I 32-P-0820-0.50A)


Units in mm



Weight: 0.34 g (typ)

PACKAGE DIMENSIONS (TSOP I 32-P-0.50)


Units in mm



Weight: 0.24 g (typ)

PACKAGE DIMENSIONS (TSOP I 32-P-0.50A)

Units in mm



Weight: 0.24 g (typ)