
- Organization . . . 65536 by 16-Bits
- Pin Compatible With Existing 1-Megabit
   FPROMs
- All Inputs/Outputs TTL Compatible
- V<sub>CC</sub> Tolerance ±10%
- Maximum Access/Minimum Cycle Time

'28F210-10 100 ns '28F210-12 120 ns '28F210-15 150 ns '28F210-17 170 ns

- Industry-Standard Programming Algorithm
- PEP4 Version Available With 168-Hour Burn-In and Choice of Operating Temperature Ranges
- 10000 and 1000 Program/Erase Cycles
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (V<sub>CC</sub> = 5.5 V)
  - Active Write . . . 55 mW
  - Active Read . . . 165 mW
  - Electrical Erase . . . 82.5 mW
  - Standby . . . 0.55 mW (CMOS-Input Levels)
- Automotive Temperature Range
  - 40°C to 125°C



### description

The TMS28F210 is a 65536 by 16-bit (1048 576-bit), programmable read-only memory that can be electrically bulk-erased and reprogrammed. It is available in 10000- and 1000-program/erase-endurance-cycle versions.

The TMS28F210 flash memory is offered in a 44-lead plastic leaded chip carrier package using 1,25 mm (50-mil) lead spacing (FN suffix), and a 40-lead thin small-outline package (DBW suffix).

The TMS28F210 is characterized for operation in temperature ranges of 0°C to 70°C, -40°C to 85°C, and -40°C to 125°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




	DBW PACKAGE (TOP VIEW)	
A9	1 0	40 V <sub>SS</sub>
A10	2	39 A8
A11	3	38 A7
A12	4	37 🔲 A6
A13	5	36 A5
A14	6	35 A4
A15	7	34 A3
NC	8	33 A2
W	9	32 A1
V <sub>CC</sub>	10	31 <u>A</u> 0
V <sub>PP</sub> _	11	30 G
Ē	12	29 D0
D15	13	28 D1
D14	14	27 D2
D13	15	26 D3
D12	16	25 D4
D11	17	24 D5
D10	18	23 D6
D9	19	22 D7
D8	20	21 V <sub>SS</sub>

	PIN NOMENCLATURE
A0-A15	Address Inputs
Ē	Chip Enable
G	Output Enable
Vss	Ground
NC	No Connection
$\overline{W}$	Program
DQ0-DQ15	Inputs (programming)/Outputs
Vcc	5-V Supply
V <sub>PP</sub>	12-V Power Supply <sup>†</sup>


†Only in program mode



# device symbol nomenclature




# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FN package.




# logic symbol† (continued)



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DBW package.



# functional block diagram





# operation

Modes of operation are defined in Table 1.

Table 1. Operation Modes†‡

						FUNCT	ION		
	MODE	DBW	V <sub>PP</sub> §	Ē	G	A0	A9	W	DQ0-DQ15
	WODE	PACKAGE	11	12	30	31	1	9	13-20, 22-29
		FN PACKAGE	2	3	22	24	35	43	4-11, 14-21
	Read		V <sub>PPL</sub>	VIL	V <sub>IL</sub>	Х	Х	VIH	Data Out
	Output Disable		V <sub>PPL</sub>	$V_{IL}$	V <sub>IH</sub>	Х	Х	٧ <sub>IH</sub>	Hi-Z
Read	Standby and Write Inhibit		V <sub>PPL</sub>	V <sub>IH</sub>	Х	Х	Х	Х	Hi-Z
	Algorithm-Selection Mo	odo	VPPL	VIL	\/	$V_{IL}$	\/:=	\/	Mfr. Equivalent Code 0097h
	Algoritimi-Selection MC	ode			VIL	VIH	VID	VIH	Device Equivalent Code 00E5h
	Read		VPPH	VIL	VIL	Х	Х	VIH	Data Out
Read/	Output Disable		VPPH	VIL	VIH	Х	Х	VIH	Hi-Z
Write	Standby and Write Inhi	bit	VPPH	VIH	Х	Х	Х	Х	Hi-Z
	Write		VPPH	VIL	VIH	Х	Х	$V_{IL}$	Data In

<sup>†</sup> See the recommended operating conditions table.

#### read/output disable

When the outputs of two or more TMS28F210s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F210, a low-level signal is applied to the  $\overline{E}$  and  $\overline{G}$  pins. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these pins.

#### standby and write inhibit

Active  $I_{CC}$  current can be reduced from 50 mA to 1 mA by applying a high TTL level on  $\overline{E}$  or reduced to 100  $\mu$ A with a high CMOS level on  $\overline{E}$ . In this mode, all outputs are in the high-impedance state. The TMS28F210 draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

#### algorithm-selection mode

The algorithm-selection mode provides access to a binary code that identifies the correct programming and erase algorithms. This mode is activated when A9 is forced to  $V_{\rm ID}$ . Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer-equivalent code 0097h, and A0 high selects the device-equivalent code 00E5h, as shown in Table 2.

Table 2. Algorithm-Selection Modes

IDENTIFIER	PINS#									
	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Manufacturer-Equivalent Code	V <sub>IL</sub>	1	0	0	1	0	1	1	1	0097
Device-Equivalent Code	V <sub>IH</sub>	1	1	1	0	0	1	0	1	00E5

 $<sup>\</sup>P \, \overline{E} = \overline{G} = A1 - A8 = A10 - A15 = V_{|L|}, A_9 = V_{|D|}, V_{PP} = V_{PPL}$ 



<sup>‡</sup>X can be V<sub>II</sub> or V<sub>IH</sub>.

<sup>§</sup> V<sub>PPL</sub> ≤ V<sub>CC</sub> + 2 V; V<sub>PPH</sub> is the programming voltage specified for the device.

<sup>#</sup>D8-D15 are not shown in the table because the upper eight data bits read 0.

# programming and erasure

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterwards, the entire chip is erased. At this point, the bits, now logic 1s, can be programmed accordingly. Refer to the Fastwrite and Fasterase algorithms for further detail.

# command register

The command register controls the program and erase functions of the TMS28F210. The algorithm-selection mode can be activated using the command register in addition to the above method. When  $V_{PP}$  is high, the contents of the command register and the function being performed can be changed. The command register is written to when  $\overline{E}$  is low and  $\overline{W}$  is pulsed low. The address is latched on the leading edge of the pulse, while the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation. The command register is inhibited when  $V_{CC}$  is below the erase/write lockout voltage,  $V_{LKO}$ .

# power supply considerations

Each device should have a 0.1- $\mu$ F ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  to suppress circuit noise. Changes in current drain on  $V_{PP}$  requires it to have a bypass capacitor as well. Printed circuit traces for both power supplies should be appropriate to handle the current demand.

#### command definitions

See Table 3 for command definitions.

**Table 3. Command Definitions** 

COMMAND	REQUIRED	FIRS	ST BUS CYCLE		SECOND BUS CYCLE				
COMMAND	BUS CYCLES	OPERATION†	ADDRESS	DATA	OPERATION†	ADDRESS	DATA		
Read	1	Write	Х	0000h	Read	RA	RD		
Algorithm-Selection Mode	3	Write	Х	0090h	Read	0000 0001	0097h 00E5h		
Set-Up-Erase/Erase	2	Write	Х	0020h	Write	Х	20h		
Erase Verify	2	Write	EA	00A0h	Read	Х	EVD		
Set-Up-Program/Program	2	Write	Х	0040h	Write	PA	PD		
Program Verify	2	Write	Х	00C0h	Read	Х	PVD		
Reset	2	Write	Х	00FFh	Write	Х	00FFh		

<sup>†</sup> Modes of operation are defined in Table 1.

Legend:

EA Address of memory location to be read during erase verify

RA Address of memory location to be read

PA Address of memory location to be programmed. Address is latched on the falling edge of W.

RD Data read from location RA during the read operation

EVD Data read from location EA during erase verify

PD Data to be programmed at location PA. Data is latched on the rising edge of  $\overline{W}$ .

PVD Data read from location PA during program verify

X Don't care.

#### read command

Memory contents can be accessed while  $V_{PP}$  is high or low. When  $V_{PP}$  is high, writing 0000h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 0000h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.



#### algorithm-selection-mode command

The algorithm-selection mode is activated by writing 0090h into the command register. The manufacturer equivalent code (0097h) is identified by the value read from address location 0000h, and the device equivalent code (00E5h) is identified by the value read from address location 0001h.

# set-up-program/program commands

The programming algorithm initiates with  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IL}$ ,  $\overline{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5$  V. To enter the programming mode, write the set-up-program command, 0040h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of  $\overline{W}$ , and data is latched internally on the rising edge of  $\overline{W}$ . The programming operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$  pulse. The program operation requires 10  $\mu$ s for completion before the program-verify command, 00C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a command is received.

# program-verify command

The TMS28F210 can be programmed sequentially or randomly because it is programmed one word at a time. Each word must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed word. To invoke the program-verify operation, 00C0h must be written into the command register. The program-verify operation ends on the rising edge of  $\overline{W}$ .

While verifying a word, the TMS28F210 applies an internal margin voltage to the designated word. If the true data and programmed data match, programming continues to the next designated word location; otherwise, the word must be reprogrammed. Figure 1 shows how commands and bus operations are combined for word programming.

#### set-up-erase/erase commands


The erase algorithm initiates with  $\overline{E} = V_{IL}$ ,  $\overline{W} = V_{IL}$ ,  $\overline{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5$  V. To enter the erase mode, write the set-up-erase command, 0020h, into the command register. After the TMS28F210 is in the erase mode, writing a second erase command, 0020h, into the command register invokes the erase operation. The erase operation begins on the rising edge of  $\overline{W}$  and ends on the rising edge of the next  $\overline{W}$ . The erase operation requires 10 ms to complete before the erase-verify command, 00A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a command is received.

#### erase-verify command

All words must be verified following an erase operation. After the erase operation is complete, an erased word can be verified by writing the erase-verify command, 00A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of  $\overline{W}$ . The address of the word to be verified is latched on the falling edge of  $\overline{W}$ . The erase-verify operation remains enabled until a command is written to the command register.





NOTES: A. Refer to the recommended operating conditions for the value of VPPH

B. Refer to the recommended operating conditions for the value of  $\mathsf{V}_\mathsf{PPL}$ 

Figure 1. Programming Flowchart: Fastwrite Algorithm



#### erase-verify command (continued)

To determine whether or not all the words have been erased, the TMS28F210 applies a margin voltage to each word. If FFFFh is read from the word, all bits in the designated word have been erased. The erase-verify operation continues until all of the words have been verified. If FFFFh is not read from a word, an additional erase operation needs to be executed. Figure 2 shows the combination of commands and bus operations for electrically erasing the TMS28F210.

#### reset command

To reset the TMS28F210 after a set-up-erase operation or a set-up-program operation without changing the contents in memory, write 00FFh into the command register two consecutive times. After executing the reset command, the device defaults to the read mode.

# **Fastwrite algorithm**

The TMS28F210 is programmed using the Texas Instruments fastwrite algorithm previously shown in Figure 1. This algorithm programs in a nominal time of two seconds.

# Fasterase algorithm


The TMS28F210 is erased using the Texas Instruments fasterase algorithm shown in Figure 2. The memory array needs to be programmed completely (using the fastwrite algorithm) before erasure begins. Erasure typically occurs in one second.

# parallel erasure

To reduce total erase time, several devices can be erased in parallel. Since each flash memory can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been erased successfully, the erase command should not be issued to this device again. All devices that complete erasure should be masked until the parallel erasure process is finished shown in Figure 3.

Examples of how to mask a device during parallel erase include driving the  $\overline{E}$  pin high, writing the read command (0000h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.






NOTES: A. Refer to the recommended operating conditions for the value of VPPH

B. Refer to the recommended operating conditions for the value of  $\ensuremath{\text{V}_{\text{PPL}}}$ 

Figure 2. Flash-Erase Flowchart: Fasterase Algorithm





NOTE: n = number of devices being erased

Figure 3. Parallel-Erase Flow Diagram



absolute maximum ratings over operating free-air temperature range (unless	otherwise noted)†
Supply voltage range, V <sub>CC</sub> (see Note 1)	0.6 V to 7 V
Programming supply voltage range, VPP	$\dots$ -0.6 V to 14 V
Input voltage range (see Note 2): All inputs except A9	. $-0.6$ V to $V_{CC}$ + 1 V
A9	0.6 V to 13.5 V
Output voltage range (see Note 3)	. $-0.6$ V to $V_{CC}$ + 1 V
Operating free-air temperature range during read/erase/program, TA	
L	0°C to 70°C
E	40°C to 85°C
Q	40°C to 125°C
Storage temperature range, T <sub>stg</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to V<sub>SS</sub>.
  - The voltage on any input can undershoot to -2 V for periods less than 20 ns.
     The voltage on any output can overshoot to 7 V for periods less than 20 ns.

# recommended operating conditions

				MIN	NOM	MAX	UNIT
Vcc	Supply voltage	During write/read/flash erase		4.5	5	5.5	٧
V	Programming supply voltage	During read only (VPPL)		0		V <sub>CC</sub> +2	V
VPP Programming supply voltage Durin		During write/read/flash erase	Ouring write/read/flash erase (VPPH)			12.6	V
$V_{ID}$	Voltage level on A9 for algorith	or algorithm-selection mode				13	V
V	High-level dc input voltage	ligh level de input veltage		2		V <sub>CC</sub> +0.5	V
VIH	r light-level do iriput voltage		CMOS	V <sub>CC</sub> - 0.5		V <sub>CC</sub> +0.5	V
\/	Low-level dc input voltage		TTL	-0.5		0.8	V
VIL	Low-level dc input voltage		CMOS	GND - 0.2		GND+0.2	V
			L	0		70	
TA	Operating free-air temperature		E	- 40		85	°C
			Q	- 40		125	



# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		TEST CONDITIONS	MIN MAX	UNIT
V	High level cutsus voltage	TTL	I <sub>OH</sub> = – 2.5 mA	2.4	V
VOH	High-level output voltage	CMOS	I <sub>OH</sub> = - 100 μA	V <sub>CC</sub> - 0.4	V
V/01	Low-level output voltage	TTL	I <sub>OL</sub> = 5.8 mA	0.45	V
VOL	Low-level output voltage	CMOS	I <sub>OL</sub> = 100 μA	0.1	V
١.	Input current (leakage)	All except A9	V <sub>I</sub> = 0 V to 5.5 V	±1	μА
11	input current (leakage)	A9	V <sub>I</sub> = 0 V to 13 V	± 200	μΑ
ΙO	Output current (leakage)	put current (leakage)		±10	μΑ
l <sub>ID</sub>	A9 algorithm-selection-mode current		A9 = V <sub>ID</sub> max	± 200	μΑ
100	L \/_ aumply augment (road (atom dhy))		V <sub>PP</sub> = V <sub>PPH</sub> , Read mode	200	μΑ
I <sub>PP1</sub>	V <sub>PP</sub> supply current (read/standby)		Vpp = VppL	±10	μΑ
I <sub>PP2</sub>	Vpp supply current (during program pu (see Note 4)	lse)	V <sub>PP</sub> = V <sub>PPH</sub>	50	mA
I <sub>PP3</sub>	Vpp supply current (during flash erase) (see Note 4)	)	Vpp = VppH	50	mA
I <sub>PP4</sub>	Vpp supply current (during program/era	ase verify)	Vpp = VppH	5	mA
	Mark and the same of the same	TTL-input level	$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{IH}$	1	mA
Iccs	VCC supply current (standby)	CMOS-input level	$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{CC}$	100	μА
ICC1	V <sub>CC</sub> supply current (active read)	-	$V_{CC} = 5.5 \text{ V},$ $\overline{E} = V_{JL},$ $I_{OUT} = 0 \text{ mA},$ $f = 6 \text{ MHz}$	50	mA
I <sub>CC2</sub>	V <sub>CC</sub> average supply current (active wri	te)	$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{IL},$ Programming in progress	10	mA
I <sub>CC3</sub>	V <sub>CC</sub> average supply current (flash eras	se)	$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{ L},$ Erasure in progress	15	mA
I <sub>CC4</sub>	V <sub>CC</sub> average supply current (program/cosee Note 4)	erase verify)	$V_{CC} = 5.5 \text{ V}, \qquad \overline{E} = V_{IL},$ $V_{PP} = V_{PPH},$ Program/erase verify in progress	15	mA

NOTE 4: Characterization data available

# capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 $\text{MHz}^{\dagger}$

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
Ci	Input capacitance	$V_I = 0 V$ , $f = 1 MHz$		6	pF
Co	Output capacitance	$V_O = 0 V$ , $f = 1 MHz$		12	pF

<sup>†</sup> Capacitance measurements are made on sample basis only.



# TMS28F210 65536 BY 16-BIT FLASH MFMORY

FLASH MEMORY SMJS210D - DECEMBER 1992 - REVISED AUGUST 1997

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature

DA	RAMETERS	TEST	ALTERNATE	'28F21	0-10	'28F21	0-12	'28F21	0-15	'28F210-17		UNIT
PAI	RAWETERS	CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(A)	Access time from address		<sup>t</sup> AVQV		100		120		150		170	ns
ta(E)	Access time from E		<sup>t</sup> ELQV		100		120		150		170	ns
t <sub>en(G)</sub>	Access time from G		<sup>t</sup> GLQV		45		50		55		60	ns
t <sub>c(R)</sub>	Cycle time, read		<sup>t</sup> AVAV	100		120		150		170		ns
<sup>t</sup> d(E)	Delay time, chip enable low to low-Z output	C <sub>L</sub> = 100 pF,	<sup>t</sup> ELQX	0		0		0		0		ns
<sup>t</sup> d(G)	Delay time, G low to low-Z output	1 Series 74 TTL load, Input $t_r \le 20$ ns,	<sup>t</sup> GLQX	0		0		0		0		ns
tdis(E)	Chip disable to hi-Z output	Input t <sub>f</sub> ≤ 20 ns	<sup>t</sup> EHQZ	0	55	0	55	0	55	0	55	ns
<sup>t</sup> dis(G)	Disable time, output enable to hi-Z output		<sup>t</sup> GHQZ	0	30	0	30	0	35	0	35	ns
th(D)	Hold time, data valid from address, E, or G†		<sup>t</sup> AXQX	0		0		0		0		ns
t <sub>rec(W)</sub>	Write recovery time before read		<sup>t</sup> WHGL	6		6		6		6		μs

<sup>†</sup> Whichever occurs first

# timing requirements—write/erase/program operations

		ALTERNATE	'2	8F210-1	0	'2	BF210-1	2	LIAUT
		SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t <sub>C(W)</sub>	Cycle time, write using W	t <sub>AVAV</sub>	100			120			ns
t <sub>c(W)</sub> PR	Cycle time, programming operation	tWHWH1	10			10			μs
t <sub>c(W)ER</sub>	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms
t <sub>h(A)</sub>	Hold time, address	tWLAX	55			60			ns
t <sub>h(E)</sub>	Hold time, E	tWHEH	0			0			ns
th(WHD)	Hold time, data valid after $\overline{\overline{W}}$ high	tWHDX	10			10			ns
t <sub>su(A)</sub>	Setup time, address	t <sub>AVWL</sub>	0			0			ns
t <sub>su(D)</sub>	Setup time, data	t <sub>DVWH</sub>	50			50			ns
t <sub>su(E)</sub>	Setup time, E before W	t <sub>ELWL</sub>	20			20			ns
t <sub>su</sub> (EHVPP)	Setup time, E high to Vpp ramp	t <sub>EHVP</sub>	100			100			ns
t <sub>su(VPPEL)</sub>	Setup time, Vpp to E low	tVPEL	1			1			μs
t <sub>rec(W)</sub>	Recovery time, W before read	tWHGL	6			6			μs
trec(R)	Recovery time, read before W	t <sub>GHWL</sub>	0			0			μs
t <sub>W</sub> (W)	Pulse duration, W	tWLWH	60			60			ns
t <sub>W</sub> (WH)	Pulse duration, W high	tWHWL	20			20			ns
t <sub>r(VPP)</sub>	Rise time, Vpp	tvppr	1			1			μs
t <sub>f</sub> (VPP)	Fall time, Vpp	tVPPF	1			1			μs


		ALTERNATE	'2	8F210-1	5	'28	8F210-1	7	UNIT
		SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
t <sub>C</sub> (W)	Cycle time, write using W	tAVAV	150			170			ns
t <sub>c(W)</sub> PR	Cycle time, programming operation	tWHWH1	10			10			μs
t <sub>c(W)ER</sub>	Cycle time, erase operation	tWHWH2	9.5	10		9.5	10		ms
t <sub>h(A)</sub>	Hold time, address	tWLAX	60			70			ns
th(E)	Hold time, E	tWHEH	0			0			ns
th(WHD)	Hold time, data valid after $\overline{\overline{W}}$ high	tWHDX	10			10			ns
t <sub>su(A)</sub>	Setup time, address	tAVWL	0			0			ns
t <sub>su(D)</sub>	Setup time, data	t <sub>DVWH</sub>	50			50			ns
t <sub>su(E)</sub>	Setup time, E before W	tELWL	20			20			ns
t <sub>su(EHVPP)</sub>	Setup time, E high to Vpp ramp	t <sub>EHVP</sub>	100			100			ns
t <sub>su(VPPEL)</sub>	Setup time, V <sub>PP</sub> to $\overline{\overline{E}}$ low	tVPEL	1			1			μs
t <sub>rec(W)</sub>	Recovery time, W before read	tWHGL	6			6			μs
trec(R)	Recovery time, read before $\overline{\mathbb{W}}$	<sup>t</sup> GHWL	0			0			μs
t <sub>w(W)</sub>	Pulse duration, $\overline{\mathbb{W}}$	tWLWH	60			60			ns
t <sub>w</sub> (WH)	Pulse duration, $\overline{W}$ high	tWHWL	20			20			ns
t <sub>r(VPP)</sub>	Rise time, V <sub>PP</sub>	tVPPR	1			1			μs
t <sub>f</sub> (VPP)	Fall time, V <sub>PP</sub>	t <sub>VPPF</sub>	1			1			μs




# timing requirements—alternative $\overline{\mathsf{E}}$ -controlled writes

		ALTERNATE	'28F210-10		'28F210-12		'28F210-15		'28F210-17		LINIT
		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>C</sub> (W)	Cycle time, write using E	t <sub>AVAV</sub>	100		120		150		170		ns
t <sub>c(E)PR</sub>	Cycle time, programming operation	<sup>t</sup> EHEH	10		10		10		10		μs
th(EA)	Hold time, address	<sup>t</sup> ELAX	75		80		80		90		ns
th(ED)	Hold time, data	<sup>t</sup> EHDX	10		10		10		10		ns
th(W)	Hold time, $\overline{W}$	<sup>t</sup> EHWH	0		0		0		0		ns
t <sub>su(A)</sub>	Setup time, address	<sup>t</sup> AVEL	0		0		0		0		ns
t <sub>su(D)</sub>	Setup time, data	<sup>t</sup> DVEH	50		50		50		50		ns
t <sub>su(W)</sub>	Setup time, W before E	tWLEL	0		0		0		0		ns
t <sub>su(VPPEL)</sub>	Setup time, $V_{PP}$ to $\overline{E}$ low	tVPEL	1		1		1		1		μs
trec(E)R	Recovery time, write using $\overline{E}$ before read	<sup>t</sup> EHGL	6		6		6		6		μs
trec(E)W	Recovery time, read before write using $\overline{E}$	<sup>t</sup> GHEL	0		0		0		0		μs
t <sub>w(E)</sub>	Pulse duration, write using E	<sup>t</sup> ELEH	70		70		70		80		ns
tw(EH)	Pulse duration, write, E high	t <sub>EHEL</sub>	20		20		20		20		ns

# PARAMETER MEASUREMENT INFORMATION





#### **VOLTAGE WAVEFORMS**

NOTES: A.  $C_L$  includes probe and fixture capacitance.

B. AC testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1-µF ceramic capacitor connected between V<sub>CC</sub> and V<sub>SS</sub> as close as possible to the device pins.

Figure 4. Load Circuit and Voltage Waveforms






Figure 5. Read-Cycle Timing



# PARAMETER MEASUREMENT INFORMATION




Figure 6. Write-Cycle Timing



# PARAMETER MEASUREMENT INFORMATION




Figure 7. Write-Cycle (Alternative E-Controlled Writes) Timing

# PARAMETER MEASUREMENT INFORMATION




Figure 8. Flash-Erase-Cycle Timing




# **MECHANICAL DATA**

# FN (S-PQCC-J\*\*)

#### **20 PIN SHOWN**

# PLASTIC J-LEADED CHIP CARRIER



NO. OF PINS **	D/E		D1	/E1	D2/E2		
	MIN	MAX	MIN	MAX	MIN	MAX	
20	0.385 (9,78)	0.395 (10,03)	0.350 (8,89)	0.356 (9,04)	0.141 (3,58)	0.169 (4,29)	
28	0.485 (12,32)	0.495 (12,57)	0.450 (11,43)	0.456 (11,58)	0.191 (4,85)	0.219 (5,56)	
44	0.685 (17,40)	0.695 (17,65)	0.650 (16,51)	0.656 (16,66)	0.291 (7,39)	0.319 (8,10)	
52	0.785 (19,94)	0.795 (20,19)	0.750 (19,05)	0.756 (19,20)	0.341 (8,66)	0.369 (9,37)	
68	0.985 (25,02)	0.995 (25,27)	0.950 (24,13)	0.958 (24,33)	0.441 (11,20)	0.469 (11,91)	
84	1.185 (30,10)	1.195 (30,35)	1.150 (29,21)	1.158 (29,41)	0.541 (13,74)	0.569 (14,45)	

4040005/B 03/95

NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-018



# **MECHANICAL DATA**

# DBW (R-PDSO-G40)

# PLASTIC DUAL SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated