


RECEIVE AGC AMPLIFIER

Typical Applications

- 3V Basestation Systems
- General Purpose Linear IF Amplifier
- Commercial and Consumer Systems
- Portable Battery-Powered Equipment

Product Description

The RF2637 is a complete AGC amplifier designed for the receive section of 3V cellular and PCS applications basestations. It is designed to amplify IF signals while providing more than 90dB of gain control range. Noise Figure, IP₃, and other specifications are designed for basestations. The IC is manufactured on an advanced high frequency SiGe process, and is packaged in a standard miniature 8-lead plastic MSOP package.



Optimum Technology Matching® Applied

Si BJT GaAs HBT GaAs MESFET Si Bi-CMOS SiGe HBT ☐ Si CMOS GaN HEMT SiGe Bi-CMOS InGaP/HBT

8 VCC1 IN+ 1 7 VCC2 IN- 2 GND 3 6 OUT+ GAIN GC 4 5 OUT-CONTROL

Package Style: MSOP-8

Features

- Supports Basestation Applications
- -55dB to +51dB Gain Control Range @ 85MHz • Single 3V Power Supply
- -2dBm Input IP₃
- 12MHz to 385MHz Operation

Ordering Information

RF2637 Receive AGC Amplifier RF2637 PCBA Fully Assembled Evaluation Board

RF Micro Devices, Inc. 7628 Thorndike Road Greensboro, NC 27409, USA

Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com




dzsc.com

Rev A3 040511

Absolute Maximum Ratings

Parameter	Value	Unit				
Supply Voltage	-0.5 to +7.0	V_{DC}				
Control Voltage	-0.5 to +5.0	V_{DC}				
Input RF Power	+10	dBm				
Operating Ambient Temperature	-40 to +85	℃				
Storage Temperature	-40 to +150	℃				



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Darameter	Specification		11	Com disting		
Parameter	Min.	Typ. Max.		Unit	Condition	
					T=25°C, 85MHz, V_{CC} =3.0V, Z_{S} =500Ω,	
					Z_L =500Ω, 500Ω External Input Terminating	
Overall					Resistor, 500Ω External Output Terminating	
					Resistor (Effective $Z_S=333\Omega$, Effective $Z_L=250\Omega$) (See Application Example)	
Frequency Range		12 to 385		MHz	ZL=23032) (See Application Example)	
Maximum Gain	+40	+51	+65	dB	V _{GC} =2.5V, 85MHz	
Minimum Gain	-65	-55	-40	dB	V _{GC} =0.1V, 85MHz	
Maximum Gain	+35	+45	+55	dВ	V _{GC} =2.5V, 385MHz	
Minimum Gain	-68	-58	-48	dВ		
	-00		-40	иБ dB/V	V _{GC} =0.1V, 385MHz	
Gain Slope Gain Control Voltage Range		57 0 to 2.5			Note 1 Source impedance of 4.7kΩ	
				V _{DC}	Source impedance of 4.7 ks2	
Gain Control Input Impedance Noise Figure		30 5	7.2	kΩ dB	At maximum gain and 85MHz	
Input IP ₃	-46	-40	1.2	dBm	At +40dB gain, referenced to 500Ω	
mpat ii g	10	-2		dBm	At minimum gain, referenced to 500Ω	
Stability (Max VSWR)	10:1			abiii	Spurious < -70 dBm	
IF Input	10.1				Opunous v roubin	
Input Impedance		1		kΩ	CDMA, differential	
Power Supply					,	
Voltage		2.7 to 3.4		V		
Current Consumption	6	10	15	mA	Minimum gain, V _{CC} =3.0 V	
	7	11.5	15	mA	Maximum gain, V _{CC} =3.0V	
Thermal						
Thermal Resistance		150		°C/W	Theta J-Ref 85°C	
Maximum Junction Temperature		90		°C	Ref 85°C	


Note 1: Measured between a gain control voltage of 1.0V to 1.5V.

10-42 Rev A3 040511

Pin	Function	Description	Interface Schematic
1	IN+	CDMA balanced input pin. This pin is internally DC-biased and should be DC-blocked if connected to a device with a DC level other than V_{CC} present. A DC to connection to V_{CC} is acceptable. For single-ended input operation, one pin is used as an input and the other CDMA input is AC-coupled to ground. The balanced input impedance is $1\mathrm{k}\Omega$, while the single-ended input impedance is 500Ω .	F100 Ω \$700 Ω CDMA-
2	IN-	Same as pin 2, except complementary input.	See pin 1.
3	GND	Ground connection. For best performance, keep traces physically short and connect immediately to ground plane.	
4	GC	Analog gain adjustment for all amplifiers. Valid control ranges are from 0 V to 2.5 V. Maximum gain is selected with 2.5 V. Minimum gain is selected with 0 V. These voltages are only valid for a 4.7 k Ω DC source impedance.	23.5 kΩ ≥12.7 kΩ ≥15 kΩ
5	OUT-	Balanced output pin. This is an open-collector output, designed to operate into a 250Ω balanced load. The load sets the operating impedance, but an external choke or matching inductor to V_{CC} must also be supplied in order to correctly bias this output. This bias inductor is typically incorporated in the matching network between the output and next stage. Because this pin is biased to V_{CC} , a DC-blocking capacitor must be used if the next stage's input has a DC path to ground.	OUT+O OUT-
6	OUT+	Same as pin 5, except complementary output.	See pin 5.
7	VCC2	Supply voltage pin. External bypassing is required. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane.	
8	VCC1	Same as pin 7.	See pin 7.

Rev A3 040511 10-43


Application Schematic



R2 sets the balanced output impedance to $500~\Omega$. L1 and C2 serve dual purposes. L1 serves as an output bias choke, and C2 serves as a series DC block. In addition, the values of L1 and C2 may be chosen to form an impedance matching network of the load impedance is not $500~\Omega$. Otherwise, the values of L1 and C1 are chosen to form a parallel-resonant tank circuit at the IF when the load impedance is $500~\Omega$.

Evaluation Board Schematic


(Download Bill of Materials from www.rfmd.com.)




I0-44 Rev A3 040511

Evaluation Board Layout Board Size 2.750" x 2.000"


Board Thickness 0.031", Board Material FR-4





Rev A3 040511 10-45



10-46 Rev A3 040511







Rev A3 040511 10-47

10-48 Rev A3 040511