
查询RF2658供应商





RF2658

TRANSMIT MODULATOR, IF AGC, AND UPCONVERTER

WWW.DZSC.COM

Typical Applications

- CDMA/FM Cellular Systems
- CDMA PCS Systems
- GSM/DCS Systems

TDMA Systems

- Spread Spectrum Cordless Phones
- Wireless Local Loop Systems

Product Description

The RF2658 is an integrated complete Quadrature Modulator, IF AGC amplifier, and Upconverter developed for the transmit section of dual-mode CDMA/FM cellular and PCS applications and for GSM/DCS and TDMA systems. It is designed to modulate baseband I and Q signals, amplify the resulting IF signals while providing 95dB of gain control range, and perform the final upconversion to UHF. Noise Figure, IP₃, and other specifications are designed to be compatible with the IS-98 Interim Standard for CDMA cellular communications. This circuit is part of RFMD's line of complete solutions for digital radio applications. The IC is manufactured on an advanced 15GHz F_T Silicon Bipolar process, and is supplied in a 28-lead plastic SSOP package.

Optimum Technology Matching® Applied

GaAs HBT

SiGe HBT

GaAs MESFET

25 MOD OUT+

24 MOD OUT-

-21 MIX IN-

22 MIX IN+

Si CMOS


g

27

Gain Contro

PD1 PD2 OUT

-02+ L02-



Package Style: QSOP-28

Features

- Similar to RF9958 with increased IF range
- Supports Dual Mode Operation
- Digitally Controlled Power Down Modes
- 2.7V to 3.3V Operation
- Double-Balanced UHF Upconvert Mixer
- IF AGC Amp with 95 dB Gain Control

Ordering Information

RF2658 Trans RF2658 PCBA Fully

Transmit Modulator, IF AGC, and Upconverter Fully Assembled Evaluation Board

RF Micro Devices, Inc. 7628 Thorndike Road Greensboro, NC 27409, USA Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com

MODULATORS AND UPCONVERTERS

I REF 5 I SIG 4 Band Gap Reference 10 13 15

Σ

MODE



Si BJT

Q SIG 2

LO1- 8

Q REF

101+


Si Bi-CMOS

Functional Block Diagram

G OUT

Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage	-0.5 to +5	V _{DC}
Power Down Voltage (V _{PD})	-0.5 to V _{CC} +0.7	V
I and Q Levels, per pin	1	V _{PP}
LO1 Level, balanced	+3	dBm
LO2 Level, balanced	+6	dBm
Operating Ambient Temperature	-40 to +85	°C
Storage Temperature	-40 to +150	°C



RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).


I/Q Input Frequency Range I/Q Input Impedance0 to 20 80I/Q Input Reference Level0.6LO1/FM Frequency Range LO1/FM Input Level-15-8-5LO1/FM Input Impedance170200230Sideband Suppression354030Carrier Suppression403030Max Output, FM Mode+2.5+430Max Output, CDMA Mode-3Adjacent Channel Power Rejection @ 885kHz-67Adjacent Channel Power Rejection @ 1.98MHz-164Output Noise Power-164Output Impedance170200230UHF Upconverter Conversion Gain-1Output IP315IF Input Impedance170200230UHF Upconverter Conversion Gain-10utput Impedance170200230UHF Upconverter Conversion Gain-10utput IP3-1IF Input Impedance170200230UF Upconverter Conversion Gain-10utput IP3-1120 to 300IF Input Impedance170200230	- Unit	Condition $T=25$ °C, $V_{CC}=3.0V$, $Z_{LOAD}=50\Omega$,LO1 = -8 dBm @ 260 MHz,LO2=-3 dBm @ 960 MHz,I SIG=Q SIG=300 mV _{PP} ,RF Output externally matched
I/Q Input Impedance 50 80 110 I/Q Input Reference Level 0.6 110 LO1/FM Frequency Range 240 to 600 240 to 600 LO1/FM Input Level -15 -8 -5 LO1/FM Input Impedance 170 200 230 Sideband Suppression 35 40 30 Carrier Suppression 40 50 30 Max Output, FM Mode +2.5 +4 4 Max Output, CDMA Mode -3 0 4 Max Output, CDMA Mode -3 0 4 Adjacent Channel Power Rejection @ 885 kHz -667 -67 -116 Output Noise Power -164 -159 -159 -164 -159 Output Noise Power -3 200 230 230 UHF Upconverter -164 -159 -116 -111 Output Impedance 170 200 230 230 UHF Upconverter -1 0.5 -55 -55 -55 -55 -55 -56 -56 -56 -56 -50 <td< th=""><th></th><th>LO1 =-8dBm @ 260 MHz, LO2=-3dBm @ 960 MHz, I SIG=Q SIG=300 mV_{PP},</th></td<>		LO1 =-8dBm @ 260 MHz, LO2=-3dBm @ 960 MHz, I SIG=Q SIG=300 mV _{PP} ,
I/Q Input Impedance 50 80 110 I/Q Input Reference Level 0.6 0.6 LO1/FM Frequency Range 240 to 600 230 LO1/FM Input Level -15 -8 -5 LO1/FM Input Impedance 170 200 230 Sideband Suppression 35 40 30 Carrier Suppression 40 50 30 Max Output, FM Mode +2.5 +4 4 Max Output, CDMA Mode -3 0 40 Min Output, CDMA Mode -3 0 40 -55 Adjacent Channel Power Rejection @ 885kHz -67 -116 -111 Output Noise Power -164 -159 -159 -164 -159 Output Noise Power -3 0 230 230 230 UHF Upconverter -3 -116 -111 -111 0.5 -164 -159 Output Impedance 170 200 230 230 230 230 UHF Upconverter -1 0.5 15 -14 -15 -15		RF Output externally matched
Sideband Suppression3540Carrier Suppression4050Max Output, FM Mode+2.5+4Max Output, CDMA Mode-30Min Output, CDMA Mode-30Adjacent Channel Power Rejection @ 885kHz-55Adjacent Channel Power Rejection @ 1.98MHz-67Output Noise Power-116Output Noise Power-164Output Noise Power1702000230UHF Upconverter15Conversion Gain-10.515Output IP3+14IF Input Impedance170200230LO2 Input Impedance50	MHz kΩ V _{DC} MHz dBm	Balanced Balanced Balanced Balanced
Carrier Suppression30Max Output, FM Mode+2.5+4Max Output, CDMA Mode-30Min Output, CDMA Mode-30Adjacent Channel Power Rejection @ 885kHz-55Adjacent Channel Power Rejection @ 1.98MHz-67Output Noise Power-116Output Noise Power-164Output Noise Power30Output Noise Power-3Output Noise Power1702000230UHF Upconverter15Conversion Gain-10.1515Output IP3+14IF Input Impedance170200230IF Input Frequency Range120 to 300LO2 Input Impedance50	dBc	I/Q Amplitude adjusted to within ±20mV
Max Output, FM Mode+2.5+4Max Output, CDMA Mode-30Min Output, CDMA Mode-30Adjacent Channel Power Rejection @ 885kHz-55Adjacent Channel Power Rejection @ 1.98MHz-67Output Noise Power-116Output Noise Power-116Output Noise Power-3Output Noise Power-3Output Noise Power-3Output Noise Power-3Output Power Accuracy-3Output Impedance170200230UHF Upconverter15Output IP3+14IF Input Impedance170170200230120 to 300LO2 Input Impedance50	dBc dBc dBc	Unadjusted I/Q DC Offset adjusted to within ±20 mV Unadjusted
Max Output, CDMA Mode-30Min Output, CDMA Mode-95-89Adjacent Channel Power Rejection @ 885kHz-55Adjacent Channel Power Rejection @ 1.98MHz-67Output Noise Power-116Output Noise Power-164Output Noise Power-3Output Noise Power-3Output Noise Power-164Output Noise Power170200230UHF Upconverter170Conversion Gain-1Noise Figure (SSB)15Output IP3+14IF Input Impedance170170200230120 to 300LO2 Input Impedance50	dBm	$V_{GC}=2.5 V_{DC}$
Adjacent Channel Power Rejection @ 885kHz-55Adjacent Channel Power Rejection @ 1.98MHz-67Output Noise Power-116Output Noise Power-164Output Noise Power-3Output Power Accuracy-3Output Impedance170200230UHF Upconverter-1Conversion Gain-1Output IP315IF Input Impedance170200230UHF Upconverter-10utput IP350	dBm	$V_{GC} = 2.5 V_{DC}$
tion @ 885kHz Adjacent Channel Power Rejec- tion @ 1.98MHz Output Noise Power Output Noise Power Output Noise Power Output Power Accuracy Output Impedance 170 200 230 UHF Upconverter Conversion Gain Conversion Gain 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 170 17	dBm	$V_{GC} = 0.5 V_{DC}$
tion @ 1.98MHz-116Output Noise Power-116Output Noise Power-164Output Power Accuracy-3Output Impedance170200230UHF UpconverterConversion Gain-10.0tput IP315Output IP3+14IF Input Impedance170200230	dBc	IS-95A CDMA Modulation P _{OUT} =-5dBm
Output Noise Power-164-159Output Power Accuracy-3+3Output Impedance170200230UHF Upconverter-10.5Conversion Gain-10.5Noise Figure (SSB)15Output IP3+14IF Input Impedance170200IF Input Frequency Range120 to 300LO2 Input Impedance50	dBc	IS-95A CDMA Modulation P _{OUT} =-5dBm
Output Power Accuracy Output Impedance-3 170+3 200UHF Upconverter Conversion Gain-10.5 15 0utput IP3Output IP315 +14IF Input Impedance170200120 to 300 LO2 Input Impedance50	dBm/Hz	P _{OUT} =-3 dBm
Output Impedance170200230UHF Upconverter-10.5Conversion Gain-10.5Noise Figure (SSB)15Output IP3+14IF Input Impedance170200IF Input Frequency Range120 to 300LO2 Input Impedance50	dBm/Hz	P _{OUT} < -70 dBm
UHF UpconverterConversion Gain-10.5Noise Figure (SSB)15Output IP3+14IF Input Impedance170200IF Input Frequency Range120 to 300LO2 Input Impedance50	dB	T=-20 to +85 °C, Ref=25 °C
Conversion Gain-10.5Noise Figure (SSB)15Output IP3+14IF Input Impedance170200IF Input Frequency Range120 to 300LO2 Input Impedance50	Ω	Balanced
Noise Figure (SSB)15Output IP3+14IF Input Impedance170200IF Input Frequency Range120 to 300LO2 Input Impedance50		Output externally matched
IF Input Frequency Range120 to 300LO2 Input Impedance50	dB dB dBm	
	Ω MHz Ω	Balanced Single Ended
LO2 Input Level-6-30LO2 Input Frequency Range700 to 1100700 to 1100RF to LO2 Isolation20	dBm MHz dB	
Power SupplySupply Voltage2.73.03.3		
Current Consumption43Current Consumption20Power Down Current20	mA mA μA	Modulator and AGC only, CDMA Mode Mixer Only
VPD HIGH Voltage VCC-0.7 VPD LOW Voltage 0.5		

Pin	Function	Description	Interface Schematic
1	MODE	Selects between CDMA and FM mode. This is a digitally controlled input. A logic "high" ($\geq V_{CC}$ -0.7 V_{DC}) selects CDMA mode. A logic "low" ($\geq 0.5 V_{DC}$) selects FM mode. In FM mode, this switch enables the FM amplifier and turns off the I&Q modulator. The impedance on this pin is $30 k\Omega$.	
2	Q SIG	Baseband input to the Q mixer. This pin is DC coupled. The DC level of 0.6 V must be supplied to this pin to bias the transistor. Input impedance of this pin is 50 k Ω minimum.	Q SIG
3	Q REF	Reference voltage for the Q mixer. This voltage should be the same as the DC voltage supplied to the Q SIG pin. For maximum carrier suppression, DC voltage on this pin relative to the Q SIG DC voltage may be adjusted. Input impedance of this pin is $50k\Omega$ minimum.	See pin 2.
4	I REF	Reference voltage for the I mixer. This voltage should be the same as the DC voltage supplied to the I SIG pin. For maximum carrier suppression, DC voltage on this pin relative to the I SIG DC voltage may be adjusted. Input impedance of this pin is $50k\Omega$ minimum.	See pin 5.
5	I SIG	Baseband input to the I mixer. This pin is DC coupled. The DC level of 0.6V must be supplied to this pin to bias the transistor. Input impedance of this pin is $50k\Omega$ minimum.	BIAS 8 kΩ I SIG E I SIG E I SIG E I REF
6	GND1	Ground connection for all baseband circuits including bandgap, AGC, flip-flop, modulator and FM amp. Keep traces physically short and connect immediately to ground plane for best performance.	
7	VCC1	Supply voltage for the LO1 flip-flop and limiting amp only. This supply is isolated to minimize the carrier leakage. A 1 nF external bypass capacitor is required, and an additional 0.1μ F will be required if no other low frequency bypass capacitors are nearby. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane. The part is designed to work from 2.7 V to 3.3 V supply.	
8	LO1+, FM+	One half of the balanced modulator LO1 input. The other half of the input, LO1-, is AC grounded for single-ended input applications. The frequency on these pins is divided by a factor of 2, hence the carrier frequency for the modulator becomes one half of the applied frequency. The single-ended input impedance is 100Ω (balanced is 200Ω). This pin is NOT internally DC blocked. An external blocking capacitor (1nF recommended) must be provided if the pin is connected to a device with DC present. When FM mode is selected, the output of the flip-flop divider circuit is switched to the AGC amplifier inputs and the modulator mixers are not used. Note that the frequency deviation input here will be reduced by a factor of two, due to the frequency divider operation.	LO1+, FM+
9	LO1-, FM-	One half of the balanced modulator LO1 input. In single-ended applications (100Ω input impedance), this pin is AC grounded with a 1nF capacitor.	See pin 8.
10	BG OUT	Bandgap voltage reference. This voltage, constant over temperature and supply variation, is used to bias internal circuits. A 1nF external bypass capacitor is required.	


Pin	Function	Description	Interface Schematic
11	VCC3	Supply voltage for the AGC and the Bandgap circuitry. A 1 nF external bypass capacitor is required and an additional 0.1μ F will be required if no other low frequency bypass capacitors are nearby. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane. The part is designed to work from 2.7V to 3.3V supply.	
12	GND1	Same as pin 6.	
13	PD1	Power down control for overall circuit. When logic "high" ($\geq V_{CC}$ -0.7V), all circuits are operating; when logic "low" (<0.5V), all circuits are turned off. The input impedance of this pin is >10k Ω .	PD1 O
14	VCC4	Supply for the mixer stage only. The supply for the mixer is separated to maximize IF to RF isolations and reduce the carrier leakage. A 100 pF external bypass capacitor is required and an additional 0.1 μ F will be required if no other low frequency bypass capacitors are near by. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane. The part is designed to work from 2.7V to 3.3V supply.	
15	PD2	Power down control for mixer only. When connected to pin 10 (BG OUT) the mixer circuits are operating; when connected to ground (≤0.5V), the mixer is turned off but all other circuits are operating.	PD2 O
16	GND2	Ground connection for the mixer stage. Keep traces physically short and connect immediately to ground plane for best performance.	
17	RF OUT	RF output pin. An external shunt inductor to V_{CC} plus a series blocking/ matching capacitor are required for 50Ω output.	
18	DEC	Current mirror decoupling pin. A 1000pF external capacitor is required to bypass this pin. The ground side of the bypass capacitors should connect immediately to ground plane.	
19	LO2+	One half of the balanced mixer LO2 input. In single-ended applications, the other half of the input, LO2- is AC grounded. This is a 50 Ω impedance port. This pin is NOT internally DC blocked. An external blocking capacitor (100pF recommended) must be provided if the pin is connected to a device with DC present.	$\begin{array}{c} \text{BIAS} \\ \downarrow \\ \downarrow \\ 102+ \\ \hline \\ \hline \\ \hline \\ \\ 102+ \\ \hline \\ \hline \\ \\ \hline \\ \\ \hline \\ \\ \hline \\ \\ \\ \\ \\ \\ $
20	LO2-	One half of the balance mixer LO2 input. In single ended applications, this pin is AC grounded with a 100pF capacitor.	See pin 19.
21	MIX IN-	One half of the 200Ω balanced impedance input to the mixer stage. This pin is NOT internally DC blocked. An external blocking capacitor (2200 pF recommended) must be provided if the pin is connected to a device with DC present. If no IF filter is needed, this pin may be con-	BIAS BIAS ξ100 Ω ξ100 Ω
		nected to MOD OUT+ through a DC blocking capacitor. An appropriate matching network may be needed if an IF filter is used.	


Pin	Function	Description	Interface Schematic
23	GND2	Same as pin 16.	
24	MOD OUT-	One half of the balanced AGC output port. The impedance of this port is 200Ω balanced. If no filtering is required, this pin can be connected to the MIX IN- pin through a DC blocking capacitor. This pin requires an inductor to V _{CC} to achieve full dynamic range. In order to maximize gain, this inductor should be a high-Q type and should be parallel resonated out with a capacitor (see application schematic). This pin is NOT DC blocked. A blocking capacitor of 2200pF is needed when this pin is connected to a DC path. An appropriate matching network may be needed if an IF filter is used.	$\begin{array}{c c} V_{CC3} & V_{CC3} \\ \hline \\ 100 \ \Omega & 100 \ \Omega \\ \hline \\$
25	MOD OUT+	Same as pin 24, except complementary output.	See pin 24.
26	DEC	AGC decoupling pin. An external bypass capacitor of 10nF capacitor is required. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane.	
27	GC	Analog gain control for AGC amplifiers. Valid control voltage ranges are from $0.5V_{DC}$ to $2.5V_{DC}$. The gain range for the AGC is 88dB. These voltages are valid ONLY for a $37k\Omega$ source impedance.	GC 0 = 40 kΩ =
28	VCC2	Supply for the modulator stage only. A 10nF external bypass capacitor is required and an additional $0.1\mu F$ will be required if no other low frequency bypass capacitors are nearby. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane. The part is designed to work from 2.7V to 3.3V supply.	

RF2658 Pin-Out



Application Schematic





5-68

