FUJITSU SEMICONDUCTOR DATA SHEET

16-bit Proprietary Microcontroller

CMOS

FMC-16LX MB90335 Series

MB90337/F337/V330A

■ DESCRIPTION

The MB90335 series are 16-bit microcontrollers designed for applications, such as personal computer peripheral devices, that require USB communications. The USB feature supports not only 12-Mbps Function operation but also MiniHost operation. It is equipped with functions that are suitable for personal computer peripheral devices such as displays and audio devices, and control of mobile devices that support USB communications. While inheriting the AT architecture of the F²MC* family, the instruction set supports the C language and extended addressing modes and contains enhanced signed multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, long word processing is now available by introducing a 32-bit accumulator.

*: F²MC stands for FUJITSU Flexible Microcontroller, a registered trademark of FUJITSU LIMITED.

■ FEATURES

- Clock
 - Built-in oscillation circuit and PLL clock frequency multiplication circuit
 - · Oscillation clock

The machine clock is the oscillation clock divided into 2 (for oscillation 6 MHz : 3 MHz) Clock for USB is 48 MHz

Machine clock frequency of 6 MHz, 12 MHz or 24 MHz selectable

- Minimum execution time of instruction: 41.6 ns (6 MHz oscillation clock, 4-time multiplied: machine clock
 24 MHz and at operating Vcc = 3.3 V)
- The maximum memory space:16 MB
- 24-bit addressing
- Bank addressing

(Continued)

■ PACKAGE







(Continued)

• Instruction system

Data types: Bit, Byte, Word, Long word

Addressing mode (23 types)

Enhanced high-precision computing with 32-bit accumulator

Enhance Multiply/Divide instructions with sign and the RETI instruction

• Instruction system compatible with high-level language (C language) and multitask

- · Employing system stack pointer
- Instruction set symmetry and barrel shift instructions
- Program Patch Function (2 address pointer)
- 4-byte instruction queue
- Interrupt function
 - · Priority levels are programmable
 - 20 interrupts

Data transfer function

- Expanded intelligent I/O service function (EI²OS): Maximum of 16 channels
- μDMAC : Maximum 16 channels

• Low Power Consumption Mode

- Sleep mode (with the CPU operating clock stopped)
- Time base timer mode (with the oscillator clock and time base timer operating)
- Stop mode (with the oscillator clock stopped)
- CPU intermittent operation mode (with the CPU operating at fixed intervals of set cycles)

Package

- LQFP-64P (FPT-64P-M09: 0.65 mm pin pitch)
- Process : CMOS technology
- Operation guaranteed temperature: -40 °C to +85 °C (0 °C to +70 °C when USB is in use)

■ INTERNAL PERIPHERAL FUNCTION (RESOURCE)

• I/O port: Max 45 ports

Time-base timer : 1channel
Watchdog timer : 1 channel
16-bit reload timer : 1 channel

Multi-functional timer

- 8/16-bit PPG timer (8-bit × 4 channels or 16-bit × 2 channels) the period and duty of the output pulse can be set by the program.
- 16-bit PWC timer: 1 channel
 Timer function and pulse width measurement function

UART: 2 channels

- Equipped with Full duplex double buffer with 8-bit lenghth
- Asynchronous transfer or clock-synchronous serial (I/O extended serial) transfer can be set.

Extended I/O serial interface: 1 channel

• DTP/External interrupt circuit (8 channels)

- Activate the extended intelligent I/O service by external interrupt input
- · Interrupt output by external interrupt input

• Delayed interrupt output module

· Output an interrupt request for task switching

• USB: 1 channel

- USB function (conform to USB 2.0 Full Speed)
- Supports for Full Speed/Endpoint are specifiable up to six.
- Dual port RAM (The FIFO mode is supported).
- Transfer type: Control, Interrupt, Bulk or Isochronous transfer possible
- USB Mini Host function

• I2C Interface: 1 channel

- Supports Intel SM bus standards and Phillips I²C bus standards
- Two-wire data transfer protocol specification
- Master and slave transmission/reception

Note: I2C licenae:

Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Phillips.

■ PRODUCT LINEUP

1. MB90335 Series

MB90V330A	MB90F337	MB90337			
For evaluation	Built-in FLASH MEMORY	Built-in Mask ROM			
No	64 Kbyte				
28 Kbyte	4 Kbyte				
Used bit	_				
Minimum instruction execution time Addressing type Program Patch Function maximum memory space	 : 41.6 ns / at oscillation of 6 MHz (When 4 times is used : Machine clock of 24 MHz) : 23 types : For two address pointers 				
I/O Ports(CMOS) 45 ports					
Equipped with full-duplex double buffer Clock synchronous or asynchronous operation selectable. It can also be used for I/O serial. Built-in special baud-rate generator Built-in 2 channels					
16-bit reload timer operation Built-in 1 channel					
		e × 2 channels)			
8 channels Interrupt factor : "L"→"H" edg	ge /"H"→"L" edge /"L" level /	"H" level selectable			
1 channel					
1 channel					
1 channel USB function (conform to USB 2.0 Full Speed) USB Mini-HOST function					
6 ports (Excluding VBUS and	d I/O for I ² C)				
Sleep mode/Timebase timer mode/Stop mode/CPU intermittent mode					
CMOS					
3.3 V \pm 0.3 V (at maximum machine clock 24 MHz)					
	For evaluation No 28 Kbyte Used bit Number of basic instructions Minimum instruction execution time Addressing type Program Patch Function maximum memory space I/O Ports(CMOS) 45 ports Equipped with full-duplex dor Clock synchronous or asynct It can also be used for I/O set Built-in special baud-rate ger Built-in 2 channels 16-bit reload timer operation Built-in 1 channel 8/16-bit PPG timer (8-bit mod 16-bit PWC timer × 1 channel 8 channels Interrupt factor: "L"→"H" edg 1 channel 1 channel USB function (conform to USUSB Mini-HOST function 6 ports (Excluding VBUS and Sleep mode/Timebase timer	For evaluation No 64 Kt 28 Kbyte 4 Kb Used bit Number of basic instructions: 351 instructions Minimum instruction execution time Addressing type Program Patch Function: For two address pointers maximum memory space: 16 Mbyte I/O Ports(CMOS) 45 ports Equipped with full-duplex double buffer Clock synchronous or asynchronous operation selectable it can also be used for I/O serial. Built-in special baud-rate generator Built-in 2 channels 16-bit reload timer operation Built-in 1 channel 8/16-bit PPG timer (8-bit mode × 4 channels, 16-bit mode 16-bit PWC timer × 1 channel 8 channels Interrupt factor: "L"—"H" edge /"H"—"L" edge /"L" level / 1 channel OSB function (conform to USB 2.0 Full Speed) USB Mini-HOST function 6 ports (Excluding VBUS and I/O for I²C) Sleep mode/Timebase timer mode/Stop mode/CPU inte			

^{*:} It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.


■ PACKAGES AND PRODUCT MODELS

Package	MB90337	MB90F337	MB90V330A	
FPT-64P-M09 (LQFP-0.65 mm)	0	0	×	
PGA-299C-A01 (PGA)	×	×	0	

 \bigcirc : Yes \times : No

Note: For detailed information on each package, see "■ PACKAGE DIMENSIONS".

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.		Circuit	Status at		
QFPM09	Pin name	type*	reset/ function	Function	
46 , 47	X0, X1	А	Oscillation status	It is a terminal which connects the oscillator. When connecting an external clock, leave the X1 pin side unconnected.	
23	RST	F	Reset input	External reset input pin.	
25 to 32	P00 to P07	I		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD00 to RD07 = 1) by the pull-up resistor setting register (RDR0). (When the power output is set, it is invalid.)	
33 to 40	P10 to P17	I		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD10 to RD17 = 1) by the pull-up resistor setting register (RDR1). (When the power output is set, it is invalid.)	
41 to 44	P20 to P23	D		General purpose input/output port.	
45	P24	5		General purpose input/output port.	
45	PPG0	D		Functions as output pins of PPG timers ch0.	
	P25 to P27			General purpose input/output port.	
51 to 53	PPG1 to PPG3	D		Functions as output pins of PPG timers ch1 to ch3.	
62	P40	Н		General purpose input/output port.	
02	TIN0	- 11		Function as event input pin of 16-bit reload timer.	
63	P41	Н		General purpose input/output port.	
0.5	TOT0	- 11	Port input	Function as output pin of 16-bit reload timer.	
11	P42	Н	(High-Z)	General purpose input/output port.	
''	SIN0	- 11		Functions as a data input pin for UART ch0.	
12	P43	Н		General purpose input/output port.	
12	SOT0	- 11		Functions as a data output pin for UART ch0.	
13	P44	Н		General purpose input/output port.	
13	SCK0	- ''		Functions as a clock I/O pin for UART ch0.	
14	P45	Н		General purpose input/output port.	
14	SIN1			Functions as a data input pin for UART ch1.	
15	P46	Η		General purpose input/output port.	
	SOT1			Functions as a data output pin for UART ch1.	
16	P47	Н		General purpose input/output port.	
10	SCK1			Functions as a clock I/O pin for UART ch1.	
50	P50	K		General purpose input/output port.	
64	P51	K		General purpose input/output port.	
17, 18	P52, P53	K		General purpose input/output port.	
24	P54	K		General purpose input/output port.	

^{*:} For circuit information, see "■ I/O CIRCUIT TYPE".

(Continued)


(Continued)	<i>)</i>	1	01-1	T		
Pin no. QFPM09	Pin name	Circuit type*	Status at reset/ function	Function		
F4 FF	P60, P61			General purpose input/output port. (withstand voltage of 5 V)		
54, 55	INT0, INT1	С		Functions as the input pin for external interrupt ch0 and ch1.		
	P62			General purpose input/output port. (withstand voltage of 5 V)		
56 INT2		С		Functions as the input pin for external interrupt ch2.		
	SIN			Data input pin for simple serial IO.		
	P63			General purpose input/output port. (withstand voltage of 5 V)		
57	INT3	С		Functions as the input pin for external interrupt ch3.		
	SOT			Data output pin for simple serial IO		
	P64			General purpose input/output port. (withstand voltage of 5 V)		
58	INT4	С		Functions as the input pin for external interrupt ch4.		
	SCK		Port input	Clock I/O pin for simple serial IO.		
	P65		(High-Z)	General purpose input/output port. (withstand voltage of 5 V)		
59	INT5	С		Functions as the input pin for external interrupt ch5.		
	PWC			Functions as the PWC input pin.		
	P66			General purpose input/output port.		
	INT6	1		Functions as the input pin for external interrupt ch6.		
60	SCL0	С		Functions as the input/output pin for I ² C interface clock. The port output must be placed in High-Z state during I ² C interface operation.		
	P67			General purpose input/output port.		
61	INT7	С		Functions as the input pin for external interrupt ch7.		
01	SDA0			Functions as the I ² C interface data input/output pin. The port output must be placed in High-Z state during I ² C interface operation.		
1	VBUS	С	VBUS input	Status detection pin of USB cable.		
3	DVM	J		USB function D – pin.		
4	DVP	J	USB input	USB function D + pin.		
7	HVM	J	(SUSPEND)	USB Mini Host D – pin.		
8	HVP	J		USB Mini Host D + pin.		
10	HCONX	Е	High output	External pull-up resistor connection pin.		
21, 22	MD1, MD0	В	Mode input	Input pin for selecting operation mode.		
20	MD2	G	Pin	Thipat pill for selecting operation mode.		
5	Vcc			Power supply pin.		
9	Vcc	_		Power supply pin.		
49	Vcc		Dower	Power supply pin.		
2	Vss	_	Power supply	Power supply pin (GND).		
6	Vss			Power supply pin (GND).		
19	Vss	_		Power supply pin (GND).		
48	Vss	_]	Power supply pin (GND).		

^{* :} For circuit information, see "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
Α	Clock input Standby control signal	 Oscillation feedback resistance : approx. 1 MΩ With standby control
В	Hysteresis input	CMOS hysteresis input
С	Note Nout Note Nout Hysteresis input Standby control signal	Hysteresis input Nch open drain output
D	Pch Pout Nout Nout Hysteresis input Standby control signal	CMOS output CMOS hysteresis input (With input interception function at standby) Note: The I/O ports and internal resources share one output buffer for their outputs. The I/O port and internal resources share one input buffer for their input.
E	Pch Pout Nch Nout	CMOS output
F	Hysteresis input	 CMOS hysteresis input with pull-up Resistor approx. 50 kΩ
G	Hysteresis input	 CMOS hysteresis input with pull-down Resistor approx. 50 kΩ FLASH product is not provided with pull-down resistor.

(Continued)



■ HANDLING DEVICES

1. Preventing latchup and turning on power supply

Latchup may occur on CMOS IC under the following conditions:

- 1. If a voltage higher than Vcc or lower than Vss is applied to input and output pins.
- 2. A voltage higher than the rated voltage is applied between Vcc and Vss.


When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using CMOSICs, take great care to prevent the occurrence of latchup.

2. Treatment of unused pins

Leaving unused input pins open may cause a malfunction. These pins must therefore be set to a pull-up or pull-down state.

3. About the attention when the external clock is used

Using external clock



4. Treatment of power supply pins (Vcc/Vss)

When the device is provided with multiple V_{CC} and V_{SS} pins, be sure to connect all of the power pins to the power supply and ground outside the device to reduce latch-up and unwanted radiation, prevent the strobe signal from malfunctioning due to a rise of grand level, and to follow the standards of total output current for device design reasons. The power supply source should be connected to the V_{CC} and V_{SS} of this device at the lowest possible impedance. It is also advisable to connect a bypass capacitor of approximately 0.1 μ F between V_{CC} and V_{SS} near this device.

5. About crystal oscillator circuit

Noise near the X0/X1 pin may cause the device to malfunction. When designing the artwork for a PC board using the microcontroller, it is strongly advisable to place the X0/X1 and crystal (ceramic) oscillator, and the bypass capacitor leading to the ground as close to one another as possible and prevent their writing patterns from crossing other patterns as possible be cause stable operation can be expected with such a layout.

6. Caution on Operations during PLL Clock Mode

Even if the oscillator comes off or the clock input stops with the PLL clock selected for this microcontroller, the microcontroller may continue to operate at the free-running frequency of the PLL internal automatic oscillator circuit. Performance of this operation, however, cannot be guaranteed.

7. Stabilization of supply voltage


A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. For stabilization reference, the supply voltage should be controlled so that V_{CC} ripple variations (peak-to-peak values) at commercial frequencies (50 MHz to 60 MHz) fall below 10% of the standard V_{CC} supply voltage and the transient regulation does not exceed

0.1 V/ms at temporary changes such as power supply switching.

8. Writing to flash memory

For serial writing to flash memory, always make sure that the operating voltage Vcc is between 3.13 V and 3.6 V. For normal writing to flash memory, always make sure that the operating voltage Vcc is between 3.0 V and 3.6 V.

■ BLOCK DIAGRAM




*: Channel for use in 8-bit mode. Two channels (ch1, ch3) are used in 16-bit mode.

Note: I/O ports share pins with peripheral resources.

For details, see "■ PIN ASSIGNMENT" and "■ PIN DESCRIPTION".

Note also that pins used for peripheral resources cannot serve as I/O ports.

■ MEMORY MAP



Memory Map of MB90335 Series

Notes: • When the ROM mirror function register has been set, the mirror image data at higher addresses ("FF8000H to FFFFFFH") of bank FF is visible from the higher addresses ("008000H to 00FFFFH") of bank 00.

• For setting the ROM mirror function, see "16. ROM mirror function select module" in "■ PERIPHERAL RESOURCES".


Reference: • The ROM mirror function is for using the C compiler small model.

- The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Since the ROM area in bank FF exceeds 48 Kbytes, however, the mirror image of all the data in the ROM area cannot be reproduced in bank 00.
- When the C compiler small model is used, the data table mirror image can be shown at "008000H to 00FFFFH" by storing the data table at "FF8000H to FFFFFFH".


 Therefore, data tables in the ROM area can be referenced without declaring the far addressing with the pointer.

■ F²MC-16L CPU PROGRAMMING MODEL


Dedicated register



• General purpose registers



Processor status



■ I/O MAP

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value					
000000н	PDR0	Port 0 Data Register	R/W	Port 0	XXXXXXXXB					
000001н	PDR1	Port 1 Data Register	R/W	Port 1	XXXXXXXXB					
000002н	PDR2	Port 2 Data Register	R/W	Port 2	XXXXXXXXB					
000003н		Prohibited								
000004н	PDR4	Port 4 Data Register	R/W	Port 4	XXXXXXXXB					
000005н	PDR5	Port 5 Data Register	R/W	Port 5	XXXXXB					
000006н	PDR6	Port 6 Data Register	R/W	Port 6	XXXXXXXXB					
000007н to 00000Fн		Prohibited	d							
000010н	DDR0	Port 0 Direction Register	R/W	Port 0	0 0 0 0 0 0 0 0 _B					
000011н	DDR1	Port 1 Direction Register	R/W	Port 1	0 0 0 0 0 0 0 0в					
000012н	DDR2	Port 2 Direction Register	R/W	Port 2	0 0 0 0 0 0 0 0в					
000013н		Prohibited	d	1	•					
000014н	DDR4	Port 4 Direction Register	R/W	Port 4	0 0 0 0 0 0 0 0 _B					
000015н	DDR5	Port 5 Direction Register	R/W	Port 5	00000					
000016н	DDR6	Port 6 Direction Register	R/W	Port 6	0 0 0 0 0 0 0 0в					
000017н to 00001Ан		Prohibited	d							
00001Вн	ODR4	Port 4 Output Pin Register	R/W	Port 4 (OD control)	0 0 0 0 0 0 0 0 0в					
00001Сн	RDR0	Port 0 Pull-up Resistance Register	R/W	Port 0 (PULL-UP)	0 0 0 0 0 0 0 0в					
00001Дн	RDR1	Port 0 Pull-up Resistance Register	R/W	Port 1 (PULL-UP)	0 0 0 0 0 0 0 0в					
00001Eн 00001Fн		Prohibited	d							
000020н	SMR0	Serial Mode Register ch0	R/W		0 0 1 0 0 0 0 0в					
000021н	SCR0	Serial Control Register ch0	R/W	_	00000100в					
000000	SIDR0	Serial Input Data Register ch0	R	UART0	2000000					
000022н	SODR0	Serial Output Data Register ch0	W		XXXXXXXXB					
000023н	SSR0	Serial Status Register ch0	R/W		00001000в					
000024н	UTRLR0	UART Prescaler Reload Register ch0	R/W	Communication	0 0 0 0 0 0 0 0в					
000025н	UTCR0	UART Prescaler Control Register ch0	R/W	Prescaler (UART0)	0 0 0 0 - 0 0 0в					
000026н	SMR1	Serial Mode Register ch1	R/W		0 0 1 0 0 0 0 0в					
000027н	SCR1	Serial Control Register ch1	R/W	1	0 0 0 0 0 1 0 0в					
000000	SIDR1	Serial Input Data Register ch1	R	UART1	VVVVVV					
000028н	SODR1	Serial Output Data Register ch1	W		XXXXXXXXB					
000029н	SSR1	Serial Status Register ch1	R/W	1	00001000в					

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value			
00002Ан	UTRLR1	UART Prescaler Reload Register ch1	R/W	Communication	0 0 0 0 0 0 0 0в			
00002Вн	UTCR1	UART Prescaler Control Register ch1	R/W	Prescaler (UART1)	0 0 0 0 - 0 0 Ов			
00002Сн								
to		Prohibited						
00003Вн				1				
00003Сн	ENIR	Interrupt/DTP Enable Register	R/W		0 0 0 0 0 0 0 0в			
00003Dн	EIRR	Interrupt/DTP source Register	R/W	DTP/External	0 0 0 0 0 0 0 0в			
00003Ен	ELVR	Request Level Setting Register Lower	R/W	interrupt	0 0 0 0 0 0 0 0в			
00003Fн		Request Level Setting Register Higher	R/W		0 0 0 0 0 0 0 0в			
000040н								
to 000045н		Prohibited						
000046н	PPGC0	PPG0 Operation Mode Control Register	R/W	PPG ch0	0Х0 0 0ХХ1в			
000047н	PPGC1	PPG1 Operation Mode Control Register	R/W	PPG ch1	0Х0 0 0 0 0 1в			
000048н	PPGC2	PPG2 Operation Mode Control Register	R/W	PPG ch2	0Х0 0 0ХХ1в			
000049н	PPGC3	PPG3 Operation Mode Control Register	R/W	PPG ch3	0Х0 0 0 0 0 1в			
00004Ан								
00004Вн		Prohibited						
00004Сн	PPG01	PPG0 and PPG1 Output Control Register	R/W	PPG ch0/1	0 0 0 0 0 0XX _B			
00004Dн		Prohibited						
00004Ен	PPG23	PPG2 and PPG3 Output Control Register	R/W	PPG ch2/3	0 0 0 0 0 0 XXB			
00004Fн		i s						
to		Prohibited						
000057н								
000058н	SMCS	Serial Mode Control Status Register	R/W	Extended Coriel	XXXX0 0 0 0 _B			
000059н	Sivico	Serial Mode Control Status (Vegister	1 1 / V V	Extended Serial I/O	0 0 0 0 0 0 1 Ов			
00005Ан	SDR	Serial Data Register	R/W	","	XXXXXXXX			
00005Вн	SDCR	Communication Prescaler Control Register	R/W	Communication Prescaler	0ХХХО О О Ов			
00005Сн	PWCSR	PWC Control Status Register	R/W		0 0 0 0 0 0 0 0в			
00005Dн	FWCSK	FWC Control Status Register	IN/ V V	40 hit	0 0 0 0 0 0 0 X _B			
00005Ен	DWCD	DWC Data Buffer Beginter	DAM	16-bit PWC Timer	0 0 0 0 0 0 0 0в			
00005Fн	PWCR	PWC Data Buffer Register	R/W	1 WO TIME	0 0 0 0 0 0 0 0в			
000060н	DIVR	PWC Dividing Ratio Register	R/W		0 Ов			
000061н		Prohibited						
000062н	T1400D0		5.047		0 0 0 0 0 0 0 0в			
000063н	TMCSR0	Timer control status Register	R/W		XXXX 0 0 0 0 _B			
	TMR0	16-bit Timer Register Lower	R	16-bit Reload	XXXXXXXXB			
000064н	TMRLR0	16-bit Reload Register Lower	W	Timer	XXXXXXXXB			
	TMR0	16-bit Timer Register Higher	R		XXXXXXXX			
000065н	TMRLR0	16-bit Reload Register Higher	W		XXXXXXXXB			
		5 5 -		<u> </u>	(Continued)			

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value	
000066н						
to 00006Ен		Prohibited				
00006Fн	ROMM	ROM Mirroring Function Selection Register	W	ROM Mirror Function Selection Module	1 1в	
000070н	IBSR0	I ² C Bus Status Register	R		00000000	
000071н	IBCR0	I ² C Bus Control Register	R/W		0 0 0 0 0 0 0 0в	
000072н	ICCR0	I ² C Bus Clock Selection Register	R/W	I ² C Bus Interface	XX 0 XXXXXB	
000073н	IADR0	I ² C Bus Address Register	R/W		XXXXXXXXB	
000074н	IDAR0	I ² C Bus Data Register	R/W		XXXXXXXXB	
000075н to 00009Ан	Prohibited					
00009Вн	DCSR	DMA Descriptor Channel Specification Register	R/W	DMAG	0 0 0 0 0 0 0 0 0в	
00009Сн	DSRL	DMA Status Register Lower	R/W	μDMAC	0 0 0 0 0 0 0 0в	
00009Dн	DSRH	DMA Status Register Higher	R/W		0 0 0 0 0 0 0 0в	
00009Ен	PACSR	Program Address Detection Control Status Register	R/W	Address Match Detection	0 0 0 0 0 0 0 0в	
00009Fн	DIRR	Delayed Interrupt Source generate/ release Register	R/W	Delayed Interrupt	Ов	
0000А0н	LPMCR	Low Power Consumption Mode Register	R/W	Low Power Consumption control circuit	00011000в	
0000А1н	CKSCR	Clock Selection Register	R/W	Clock	11111100в	
0000А2н		Prohibited				
0000АЗн		Fioriibited				
0000А4н	DSSR	DMA Stop Status Register	R/W	μDMAC	0 0 0 0 0 0 0 0в	
0000A5н to 0000A7н		Prohibited				
0000А8н	WDTC	Watchdog Control Register	R/W	Watchdog Timer	X - XXX 1 1 1в	
0000А9н	TBTC	Time-base Timer Control Register	R/W	Time-base Timer	1 0 0 1 0 Ов	
0000ААн		Durch 1999	!	l		
0000АВн		Prohibited				
0000АСн	DERL	DMA Enable Register Lower	R/W	DMA.C	00000000	
0000АДн	DERH	DMA Enable Register Higher	R/W	μDMAC	0 0 0 0 0 0 0 0в	
0000АЕн	FMCR	Flash Memory Control Status Register	R/W	FLASH MEMORY I/F	0 0 0 X 0 0 0 0 _B	
0000АFн		Prohibited	•			
					(Continued)	

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000В0н	ICR00	Interrupt Control Register 00	R/W		00000111в
0000В1н	ICR01	Interrupt Control Register 01	R/W	-	00000111в
0000В2н	ICR02	Interrupt Control Register 02	R/W	-	00000111в
0000ВЗн	ICR03	Interrupt Control Register 03	R/W	-	00000111в
0000В4н	ICR04	Interrupt Control Register 04	R/W	-	00000111в
0000В5н	ICR05	Interrupt Control Register 05	R/W	-	00000111в
0000В6н	ICR06	Interrupt Control Register 06	R/W		00000111в
0000В7н	ICR07	Interrupt Control Register 07	R/W	Interrupt Controller	00000111в
0000В8н	ICR08	Interrupt Control Register 08	R/W		00000111в
0000В9н	ICR09	Interrupt Control Register 09	R/W		00000111в
0000ВАн	ICR10	Interrupt Control Register 10	R/W		00000111в
0000ВВн	ICR11	Interrupt Control Register 11	R/W	-	00000111в
0000ВСн	ICR12	Interrupt Control Register 12	R/W	-	00000111в
0000ВDн	ICR13	Interrupt Control Register 13	R/W	-	00000111в
0000ВЕн	ICR14	Interrupt Control Register 14	R/W		00000111в
0000ВFн	ICR15	Interrupt Control Register 15	R/W		00000111в
0000С0н	HCNT0	USB Host Control Register 0	R/W		0 0 0 0 0 0 0 0в
0000С1н	HCNT1	USB Host Control Register 1	R/W		0000001в
0000С2н	HIRQ	USB Host Interruption Register	R/W		0 0 0 0 0 0 0 0в
0000СЗн	HERR	USB Host Error Status Register	R/W		0000011в
0000С4н	HSTATE	USB Host State Status Register	R/W		ХХ 0 1 0 0 1 0в
0000С5н	HFCOMP	USB SOF Interrupt FRAME compare Register	R/W		0 0 0 0 0 0 0 0 0в
0000С6н		USB Retry Timer Setting Register 0	R/W	LIOD MINIMOST	0 0 0 0 0 0 0 0в
0000С7н	HRTIMER	USB Retry Timer Setting Register 1	R/W	USB Mini HOST	0 0 0 0 0 0 0 0в
0000С8н		USB Retry Timer Setting Register 2	R/W		XXXXXX 0 0 _B
0000С9н	HADR	USB Host Address Register	R/W	_	Х 0 0 0 0 0 0 0в
0000САн	HEOF	USB EOF Setting Register 0	R/W		0 0 0 0 0 0 0 0 0в
0000СВн	HEOF	USB EOF Setting Register 1	R/W	_	XX 0 0 0 0 0 0 _B
0000ССн	HFRAME	USB FRAME Setting Register 0	R/W		0 0 0 0 0 0 0 0 0в
0000СDн	HERAIVIE	USB FRAME Setting Register 1	R/W	1	XXXXX 0 0 0 _B
0000СЕн	HTOKEN	USB Host Token End Point Register	R/W	1	0 0 0 0 0 0 0 0в
0000СFн		Prohibited	d		•
0000D0н	UDCC	UDC Control Register	R/W	USB function	1 0 1 0 0 0 0 0в
0000D1н		Prohibited	t l	*	•

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
0000D2н	EP0C	EDO Control Bogistor	R/W		Х 1 0 0 0 0 0 0в
0000Д3н	EPUC	EP0 Control Register	R/W	1	XXXX 0 0 0 X _B
0000Дн	EP1C	ED1 Control Bogistor	R/W	1	0 0 0 0 0 0 0 0 _B
0000D5н	EPIC	EP1 Control Register	R/W	1	0 1 1 0 0 0 0 1в
0000D6н	EP2C	ED2 Control Degister	R/W		0 1 0 0 0 0 0 0в
0000D7н	EP2C	EP2 Control Register	R/W	1	0 1 1 0 0 0 0 0в
0000D8н	EP3C	ED2 Control Degister	R/W	1	0 1 0 0 0 0 0 0в
0000D9н	EP3C	EP3 Control Register	R/W	1	0 1 1 0 0 0 0 0в
0000Дн	EP4C	ED4 Control Degister	R/W	1	0 1 0 0 0 0 0 0в
0000ДВн	EP4C	EP4 Control Register	R/W		0 1 1 0 0 0 0 0в
0000DСн	EDEO	EDE Control Desistes	R/W	1	0 1 0 0 0 0 0 0в
0000DDн	EP5C	EP5 Control Register	R/W	-	0 1 1 0 0 0 0 0в
0000ДЕн	T1 100	Time Stems Besister	R	-	0 0 0 0 0 0 0 0 0в
0000DFн	TMSP	Time Stamp Register	R/W		0 0 0 0 0 0 0 0 0в
0000Е0н	UDCS	UDC Status Register	R/W		0 0 0 0 0 0 0 0 0в
0000Е1н	UDCIE	Interrupt Enable Register	R/W		0 0 0 0 0 0 0 0 0в
0000Е2н	EDOLO	EDOLOtatua Daniatan	R/W	-	XXXXXXXX
0000ЕЗн	EP0IS	EP0I Status Register	R/W	USB Function	1 0 XXX 1 XX _B
0000Е4н	EP0OS	EDOC Ctatus Basistas	R/W		XXXXXXXX
0000Е5н		EP0O Status Register	R/W		1 0 0 XX 0 0 X _B
0000Е6н	ED40		R		XXXXXXXX
0000Е7н	EP1S	EP1 Status Register	R/W	-	100000XB
0000Е8н	ED00	EDO Ctatus Danistas	R	-	XXXXXXXX
0000Е9н	EP2S	EP2 Status Register	R/W		100000XB
0000ЕАн	ED00	EDO Ctatus Danistas	R		XXXXXXXX
0000ЕВн	EP3S	FP3 Status Register	R/W	-	100000XB
0000ЕСн	ED40	ED4 Ctatus Danistan	R	-	XXXXXXXX
0000ЕДн	EP4S	EP4 Status Register	R/W	-	100000XB
0000ЕЕн	EDEO	EDE Ctatus Danistan	R	-	XXXXXXXX
0000ЕГн	EP5S	EP5 Status Register	R/W	1	100000XB
0000F0н	EDODT	EDO Data Dagistar	R/W	-	XXXXXXXX
0000F1н	EP0DT	EP0 Data Register	R/W	-	XXXXXXXX
0000F2н	ED4DT	ED4 Data Darietar	R/W	-	XXXXXXXX
0000F3н	EP1DT	EP1 Data Register	R/W		XXXXXXXXB
0000F4н		EDO Data Daviata	R/W		XXXXXXXXB
0000F5н	EP2DT	EP2 Data Register	R/W		XXXXXXXX
0000F6н	EDCDT	EDO Data David	R/W	1	XXXXXXXX
0000F7н	EP3DT	EP3 Data Register	R/W	-	XXXXXXXX
0000F8н		ED4.D 4 E 11	R/W		XXXXXXXX
0000F9н	EP4DT	EP4 Data Register	R/W	1	XXXXXXXX
		<u> </u>		!	(Continued

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value		
0000FAн	EP5DT	EDE Data Bagistar	R/W	- USB Function	XXXXXXXX		
0000FВн	EPSDI	EP5 Data Register	R/W	- USB FUNCTION	XXXXXXXX		
0000FCн to 0000FFн	Prohibited						
000100н to 001100н		RAM Area	a				
001FF0н		Program Address Detection Register ch0 Lower	R/W		XXXXXXXXB		
001FF1н	PADR0	Program Address Detection Register ch0 Middle	R/W		XXXXXXXXB		
001FF2н		Program Address Detection Register ch0 Higher	R/W	Address Match Detection	XXXXXXXX		
001FF3н		Program Address Detection Register ch1 Lower	R/W		XXXXXXXXB		
001FF4н	PADR1	Program Address Detection Register ch1 Middle	R/W		XXXXXXXX		
001FF5н		Program Address Detection Register ch1 Higher	R/W		XXXXXXXXB		
007900н	PRLL0	PPG Reload Register Lower ch0	R/W		XXXXXXXX		
007901н	PRLH0	PPG Reload Register Higher ch0	R/W	- PPG ch0	XXXXXXXXB		
007902н	PRLL1	PPG Reload Register Lower ch1	R/W	PPG ch1	XXXXXXXXB		
007903н	PRLH1	PPG Reload Register Higher ch1	R/W	FFGCIII	XXXXXXXXB		
007904н	PRLL2	PPG Reload Register Lower ch2	R/W	PPG ch2	XXXXXXXXB		
007905н	PRLH2	PPG Reload Register Higher ch2	R/W	FFGCIIZ	XXXXXXXXB		
007906н	PRLL3	PPG Reload Register Lower ch3	R/W	PPG ch3	XXXXXXXXB		
007907н	PRLH3	PPG Reload Register Higher ch3	R/W	FFGGIS	XXXXXXXXB		
007908н to 00790Вн		Prohibited	d				
00790Сн	FWR0	Flash Program Control Register 0	R/W	Flash	0 0 0 0 0 0 0 0 _B		
00790Dн	FWR1	Flash Program Control Register 1	R/W	Flash	0 0 0 0 0 0 0 0 0в		
00790Ен	SSR0	Sector Conversion Setting Register	R/W	Flash	0 0 XXXXX0 _B		
00790Fн to 00791Fн		Prohibited	d	,	(Continued		

(Continued)

(Continued)

Address	Register abbreviation	Register	Read/ Write	Resource name	Initial Value
007920н	DBAPL	DMA Buffer Address Pointer Lower 8-bit	R/W		XXXXXXXX
007921н	DBAPM	DMA Buffer Address Pointer Middle 8-bit	R/W		XXXXXXXX
007922н	DBAPH	DMA Buffer Address Pointer Higher 8-bit	R/W		XXXXXXXXB
007923н	DMACS	DMA Control Register	R/W		XXXXXXXX
007924н	DIOAL	DMA I/O Register Address Pointer Lower 8-bit	R/W	μDMAC	XXXXXXXX
007925н	DIOAH	DMA I/O Register Address Pointer Higher 8-bit	R/W		XXXXXXXX
007926н	DDCTL	DMA Data Counter Lower 8-bit	R/W		XXXXXXXXB
007927н	DDCTH	DMA Data Counter Higher 8-bit	R/W		XXXXXXXX
007928н to 007FFFн		Prohibited			

• Explanation on read/write

R/W Read and write enabled

R Read only

W Write only

• Explanation of initial values

0 : Initial Value is "0".1 : Initial Value is "1".

X : Initial Value is undefined.

- : Initial Value is undefined (None).

Note: No IO instruction can be used for registers located between 007900H to 007FFFH.

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	El ² OS	μDMAC	Int	terrupt	vector	Interruj reg	Priori	
·	support	•	Nun	nber*	Address	ICR	Address	ty
Reset	×	×	#08	08н	FFFFDCH		_	High
INT 9 instruction	×	×	#09	09н	FFFFD8 _H	_	_	A
Exceptional treatment	×	×	#10	0Ан	FFFFD4 _H		_	
USB Function1	×	0, 1	#11	0Вн	FFFFD0 _H	ICR00 0000B0+	0000000	
USB Function2	×	2 to 6	#12	0Сн	FFFFCCH	ICRUU	0000В0н	
USB Function3	×	×	#13	0Дн	FFFFC8 _H	ICR01	0000В1н	
USB Function4	×	×	#14	0Ен	FFFFC4 _H	ICRUI	ООООБІН	
USB Mini-HOST1	×	×	#15	0Гн	FFFFC0 _H	ICR02	000000	
USB Mini-HOST2	×	×	#16	10н	FFFFBCH	ICR02	0000В2н	
I ² C ch0	×	×	#17	11н	FFFFB8 _H	ICBOS	000000000000000000000000000000000000000	
DTP/External interrupt ch0/1	0	×	#18	12н	FFFFB4 _H	ICR03	0000ВЗн	
No		_	#19	13н	FFFFB0 _H	ICR04	0000004	
DTP/External interrupt ch2/3	0	×	#20	14н	FFFFACH	ICR04	0000В4н	
No		_	#21	15н	FFFFA8 _H	ICDOE	0000В5н	
DTP/External interrupt ch4/5	0	×	#22	16н	FFFFA4 _H	ICR05	0000В5н	
PWC/Reload timer ch0	Δ	14	#23	17н	FFFFA0 _H	IODOC	6 0000В6н	
DTP/External interrupt ch6/7	Δ	×	#24	18н	FFFF9C _H	ICR06		
No	_	_	#25	19н	FFFF98 _H	ICD07		
No			#26	1Ан	FFFF94 _H	ICR07	0000В7н	
No	_	_	#27	1Вн	FFFF90 _H	ICDOO	000000	
No		_	#28	1Сн	FFFF8C _H	ICR08	0000В8н	
No		_	#29	1Dн	FFFF88 _H	ICDOO	000000	
PPG ch0/1	×	×	#30	1Ен	FFFF84 _H	ICR09	0000В9н	
No		_	#31	1F _H	FFFF80 _H	ICD40	000000	
PPG ch2/3	×	×	#32	20н	FFFF7C _H	ICR10	0000ВАн	
No	_		#33	21н	FFFF78 _H	ICD44	000000	
No	_		#34	22н	FFFF74 _H	ICR11	0000ВВн	
No	_		#35	23н	FFFF70 _H	ICD40	000000	
No	_		#36	24н	FFFF6C _H	ICR12	0000ВСн	
UART (Send completed) ch0/ch1	0	13	#37	25н	FFFF68 _H	ICD40	000000	
Extended serial I/O	×	9	#38	26н	FFFF64 _H	ICR13	0000ВDн	
UART(Reception completed) ch0/ch1	0	12	#39	27н	FFFF60 _H	ICD44	00000	₩
Time-base timer	×	×	#40	28н	FFFF5C _H	ICR14	0000ВЕн	
Flash memory status	×	×	#41	29н	FFFF58 _H	10045	00000	
Delayed interrupt output module	×	×	#42	2Ан	FFFF54 _H	ICR15	5 0000BFн	Low

- : Available. El²OS stop function provided (The interrupt request flag is cleared by the interrupt clear signal.
 There is a stop demand.)
- O: Available (The interrupt request flag is cleared by the interrupt clear signal).
- △ : Available when any interrupt source sharing ICR is not used.
- × : Unavailable
- If the same interrupt control register (ICR) has two interrupt factors and the use of the El²OS is permitted, the El²OS is activated when either of the factors is detected. As any interrupt other than the activation factor is masked while the El²OS is running, it is recommended that you should mask either of the interrupt requests when using the El²OS.
- The interrupt flag is cleared by the El²OS interrupt clear signal for the resource that has two interrupt factors in the same interrupt control register (ICR).

Note: If a resource has two interrupt sources for the same interrupt number, both of the interrupt request flags are cleared by the μ DMAC interrupt clear signal. Therefore, when you use either of two interrupt factors for the DMAC function, another interrupt function is disabled. Set the interrupt request permission bit to " 0 " in the appropriate resource, and take measures by software polling.

■ USB INTERRUPT FACTOR CONTENTS

USB interrupt factor	Details
USB function 1	End Point0-IN, EndPoint 0-OUT
USB function 2	End Point 1-5
USB function 3	VOFF, VON, SUSP, SOF, BRST, WKOP, COHF
USB function 4	SPIT
USB Mini-HOST1	DIRQ, CHHIRQ, URIRQ, RWKIRQ
USB Mini-HOST2	SOFIRQ, CMPIRQ

■ PERIPHERAL RESOURCES

1. I/O port

- The I/O ports are used as general-purpose input/output ports (parallel I/O ports). MB90335 series model is provided with 6 ports (45 inputs). The ports function as input/output pins for peripheral functions also.
- An I/O port, using port data register (PDR), outputs the output data to I/O pin and input a signal input to I/O port. The port direction register (DDR) specifies direction of input/output of I/O pins on a bit-by-bit basis.

• The following table lists the I/O ports and the peripheral functions with which they share pins.

	Port pin name	Pin Name (Peripheral)	Peripheral Function that Shares Pin
Port 0	P00 to P07	_	
Port 1	P10 to P17	_	
Port 2	P20 to P23	_	
FOIL 2	P24 to P27	PPG0 to PPG3	8/16 bit PPG timer 0, 1
	P40, P41	TIN0, TOT0	16-bit reload timer
Port 4	P42 to P47	SIN0, SOT0, SCK0, SIN1, SOT1, SCK1	UART0, 1
Port 5	P50 to P54	_	
	P60, P61	INTO, INT1	External interrupt
Port 6	P62 to P64	INT2 to INT4, SIN, SOT, SCK	External interrupt, serial IO
	P65	INT5, PWC	External interrupt, PWC
	P66, P67	INT6, INT7, SCL0, SDA0	External interrupt, I ² C

• Register list (port data register)

PDR0 Address : 000000 _H	7 P07	6 P06	5 P05	4 P04	3 P03	2 P02	1 P01	0 P00	Initial Value	Access R/W*
PDR1 Address : 000001 _H	15 P17	14	13	12	11	10	9	8 P10	l xxxxxxxx _в	R/W*
PDR2	7	P16 6	P15 5	P14 4	P13	P12 2	P11 1	0		10 00
Address: 000002H PDR4	P27 7	P26	P25	P24	P23	P22 2	P21	P20	XXXXXXXXB	R/W*
Address : 000004 _H	7 P47	6 P46	5 P45	4 P44	3 P43	P42	1 P41	0 P40	XXXXXXXXB	R/W*
PDR5 Address : 000005 _H	15 —	14	13	12 P54	11 P53	10 P52	9 P51	8 P50	XXXXX _в	R/W*
PDR6	7	6	5	4	3	2	1	0	l	
Address : 000006н	P67	P66	P65	P64	P63	P62	P61	P60	XXXXXXXXB	R/W*

*: R/W access to I/O ports is a bit different in behavior from R/W access to memory as follows:

• Input mode

Read: The level at the relevant pin is read. Write: Data is written to the output latch.

• Output mode

Read: The data register latch value is read. Write: Data is output to the relevant pin.

• Register list (port direction register)

DDR0 Address : 000010н	7 D07	6 D06	5 D05	4 D04	3 D03	2 D02	1 D01	0 D 00	Initial Value	Access R/W
DDR1 Address : 000011н	15 D17	14 D16	13 D15	12 D14	11 D13	10 D12	9 D11	8 D10	00000000в	R/W
DDR2 Address : 000012 _H	7 D27	6 D26	5 D25	4 D24	3 D23	2 D22	1 D21	0 D20	0000000В	R/W
DDR4 Address : 000014н	7 D47	6 D46	5 D45	4 D44	3 D43	2 D42	1 D41	0 D40	0000000В	R/W
DDR5 Address : 000015н	15 —	14	13	12 D54	11 D53	10 D52	9 D51	8 D50	00000в	R/W
DDR6 Address : 000016н	7 D67	6 D66	5 D65	4 D64	3 D63	2 D62	1 D61	0 D60	00000000в	R/W

- When each pin is serving as a port, the corresponding pin is controlled as follows:
 - 0: Input mode
 - 1: Output mode

This bit becomes 0 after a reset.

Note: If these registers are accessed by a read modify write instruction (such as a bit set instruction), the bits manipulated by the instruction are set to prescribed values but those other bits in output registers which have been set for input are rewritten to the current input values of the pins. When switching a pin from input port to output port, therefore, write a desired value in the PDR first, then set the DDR to switch the pin for output.

Register list (Port pull-up register)

RDR0	7	6	5	4	3	2	1	0	Initial Value Acc	ess
Address : 00001CH	RD07	RD06	RD05	RD04	RD03	RD02	RD01	RD00	00000000в R/	/W
RDR1	15	14	13	12	11	10	9	8		
Address : 00001Dн	RD17	RD16	RD15	RD14	RD13	RD12	RD11	RD10	00000000в R/	/W


Controls the pull-up resistor in input mode.

- 0: Without pull-up resistor in input mode.
- 1: With Pull-up resistor in input mode.

Meaningless in output mode (without pull-up resistor) ./ The input/output register is decided by the setting of the direction register (DDR) .

No pull-up resistor is used in stop mode (SPL = 1).

• Register list (output pin register)




Controls open-drain output in output mode.


- 0 : Serves as a standard output port in output mode.
- 1 : Serves as an open-drain output port in output mode.

Meaningless in input mode. (output High-Z) / The input/output register is decided by the setting of the direction register (DDR).

• Block diagram of port 0 pin and port1 pin



• Block diagram of port 2 pin, port 4 pin, port 5 pin and port 6 pin



2. Time-base timer

- The time-base timer is an 18-bit free-running counter (time-base timer counter) that counts in synchronization with the main clock (2 cycles of the oscillation clock HCLK).
- Four different time intervals can be selected, for each of which an interrupt request can be generated.
- Operating clock signals are supplied to peripheral resources such as the oscillation stabilization wait timer and watchdog timer.

Interval time of time-base timer

Internal count clock cycle	Interval time				
	212/HCLK (Approx. 0.68 ms)				
2/HCLK (0.33 us)	2 ¹⁴ /HCLK (Approx. 2.7 ms)				
2/HCLK (0.33 μs)	2 ¹⁶ /HCLK (Approx. 10.9 ms)				
	2 ¹⁹ /HCLK (Approx. 87.4 ms)				

Notes: • HCLK: Oscillation clock frequency

• The parenthesized values assume an oscillator clock frequency of 6 MHz.


• Clock cycles supplied from time-base timer

Where to supply clock	Clock cycle
	2 ¹³ /HCLK (Approx. 1.36 ms)
Oscillation stabilization wait of main clock	2 ¹⁵ /HCLK (Approx. 5.46 ms)
main dissi	2 ¹⁷ /HCLK (Approx. 21.84 ms)
	2 ¹² /HCLK (Approx. 0.68 ms)
Watch dog timer	2 ¹⁴ /HCLK (Approx. 2.7 ms)
watch dog timer	2 ¹⁶ /HCLK (Approx. 10.9 ms)
	2 ¹⁹ /HCLK (Approx. 87.4 ms)


Notes: • HCLK: Oscillation clock frequency

• The parenthesized values assume an oscillator clock frequency of 6 MHz.

Register list



Note: For the conditions for clearing the time-base timer, refer to the chapter for the time-base timer in the hardware manual.



Actual interrupt request number of time-base timer is as follows: Interrupt request number:#40 (28H)

3. Watchdog timer


- The watchdog timer is a timer counter prepared in case programs run out of control.
- The watchdog timer is a 2-bit counter using the time-base timer as the count clock.
- When started, the watchdog timer resets the CPU if it is not cleared before the two-bit counter overflows.


Interval time of watchdog timer

HCLK: Oscillation clock (6 MHz)									
Min	Max	Clock cycle							
Approx. 2.39 ms	Approx. 3.07 ms	2 ¹⁴ ± 2 ¹¹ / HCLK							
Approx. 9.56 ms	Approx. 12.29 ms	2 ¹⁶ ± 2 ¹³ / HCLK							
Approx. 38.23 ms	Approx. 49.15 ms	2 ¹⁸ ± 2 ¹⁵ / HCLK							
Approx. 305.83 ms	Approx. 393.22 ms	2 ²¹ ± 2 ¹⁸ / HCLK							

- Notes: The maximum and minimum time intervals for the watchdog timer depend on the counter clear timing.
 - The watchdog timer contains a 2-bit counter that counts the carry signals of the time-base timer. When the device is operating with HCLK, therefore, clearing the time-base timer lengthens the watchdog reset generation time interval.
- Event that stop the watchdog timer
 - 1: Stop due to a Power-on reset
 - 2: watchdog reset
- Clear factor of watch dog timer
 - 1: External reset input by RST pin
 - 2: Writing "0" to the software reset bit
 - 3: Writing "0" to the watchdog control bit (second and subsequent times)
 - 4: Transition to sleep mode (Clearing the watchdog timer, and suspend counting)
 - 5: Transition to time-base timer mode (Clearing the watchdog timer, and suspend counting)
 - 6: Transition to stop mode (Clearing the watchdog timer, and suspend counting)

Register list





4. 16 - bit Reload Timer

The 16-bit reload timer has the internal clock mode to be decrement in synchronization with three different internal clocks and the event count mode to decrement upon detection of an arbitrary edge of the pulse input to the external pin. Either can be selected. This timer defines when the count value changes from 0000_H to FFFF_H as an underflow. The timer therefore causes an underflow when the count reaches [reload register setting +1]. Either mode can be selected for the count operation from the reload mode which repeats the count by reloading the count setting value at the underflow occurrence or the one-shot mode which stops the count at the underflow occurrence. The interrupt can be generated at the counter underflow occurrence so as to correspond to the DTC.



• Timer control status register

Timer control status register (Higher) (TMCSR0)

Address: 000063H

15	14	13	12	11	10	9	8
		_	_	CSL1	CSL0	MOD2	MOD1
(—)	(—)	(—)	()	(R/W)	(R/W)	(R/W)	(R/W)

Initial Value

XXXX0000B

Initial Value

00000000B

Initial Value

XXXXXXXXB

Initial Value XXXXXXXB

Timer control status register (Lower) (TMCSR0)

Address: 000062H

7	6	5	4	3	2	1	0
MOD0	OUTE	OUTL	RELD	INTE	UF	CNTE	TRG
(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)

• 16-bit timer register/16-bit reload register

TMR0/TMRLR0 (Higher)


Address: 000065_H

15	14	13	12	11	10	9	8
D15	D14	D13	D12	D11	D10	D09	D08
(R/W)	(R/W)	(R/W)					

TMR0/TMRLR0 (Lower)

Address: 000064H

7	6	5	4	3	2	1	0
D07	D06	D05	D04	D03	D02	D01	D00
(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)



5. Multifunction timer

• The multifunction timer can be used for waveform output, input pulse width measurement, and external clock cycle measurement.

Configuration of a multi-functional timer

8/16 bit PPG timer	16 bit PWC timer
8 bit × 4 ch (16 bit × 2 ch)	1 ch

• 8/16 bit PPG timer (8 bit : 4 channels, 16 bit : 2 channels)

8/16 bit PPG timer consists of a 8 bit down counter (PCNT), PPG control register (PPGC0 to PPGC3), PPG clock control register (PCS01, PCS23) and PPG reload register (PRLL0 to PRLL3, PRLH0 to PRLH3).

When used as an 8/16 bit reload timer, the PPG timer serves as an event timer. It can also output pulses of an arbitrary duty ratio at an arbitrary frequency.

• 8 bit PPG mode

Each channel operates as an independent 8 bit PPG.

• 8 bit prescaler + 8 bit PPG mode

Operates as an arbitrary-cycle 8 bit PPG with ch0 (ch2) operating as an 8 bit prescaler and ch2 (ch3) counted by the borrow output of ch0 (ch2).


• 16 bit PPG mode


Operates as a 16 bit PPG with ch0 (ch2) and ch1 (ch3) connected.


PPG Operation

The PPG timer outputs pulses of an arbitrary duty ratio (the ratio between the High and Low level periods of pulse waveform) at an arbitrary frequency. Can also be used as a D/A converter by an external circuit.

egister list										
PPG operation (PPGC1/PPG		trol regis	ster							
Address :	. 000047н 000049н	15	14	13	12	11	10	9	8	Initial Value
		PEN1	_	PE10	PIE1	PUF1	MD1	MD0	Reserved	0Х00001в
		(R/W)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
(PPGC0/PPG	C2)									
	,	7	6	5	4	3	2	1	0	Initial Value 0X000XX1 _B
Address:	000046н 000048н	PEN0	_	PE0O	PIE0	PUF0	_	_	Reserved	
		(R/W)	(—)	(R/W)	(R/W)	(R/W)	(—)	(—)	(R/W)	
PPG output co	ontrol regist	er (PPG	01/PPG	23)						1.22.137.1
Address	00004Сн 00004Ен	7	6	5	4	3	2	1	0	Initial Value 000000XX _B
		PCS2	PCS1	PCS0	PCM2	PCM1	PCM0	Reserved	Reserved	
		(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
PPG reload re (PRLH0 to PF	•									
•	007901н	15	14	13	12	11	10	9	8	Initial Value
Address	007903н 007905н	D15	D14	D13	D12	D11	D10	D09	D08	XXXXXXX
	007907н	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
(PRLL0 to PR	RLL3)									
	007900н	7	6	5	4	3	2	1	0	Initial Value
										XXXXXXXXB
Address :	007902н 007904н	D07	D06	D05	D04	D03	D02	D01	D00	VVVVVVV









• PWC timer

The PWC timer is a 16 bit multifunction up-count timer capable of measuring the input signal pulse width.





6. UART

Overview of UART

- UART is a general purpose serial communication interface for synchronous or asynchronous (start-stop synchronization) communications with external devices.
- It supports bi-directional communication (normal mode) and master/slave communication (multi-processor mode: supported on master side only).
- An interrupt can be generated upon completion of reception, detection of a reception error, or upon completion of transmission. El²OS is supported also.

UART functions

UART, or a generic serial data communication interface that sends and receives serial data to and from other CPU and peripherals, has the functions listed in following.

	Function
Data buffer	Full-duplex double-buffered
Transmission mode	Clock synchronous (without start/stop bit)Clock asynchronous (start-stop synchronous)
Baud rate	 Special-purpose baud-rate generator It is optional from eight kinds. Baud rate by external clock (clock of SCK0/SCK1 terminal input)
Data length	 8 bits or 7 bits (in the asynchronous normal mode only) 1 to 8 bits (in the synchronous mode only)
Signaling system	Non Return to Zero (NRZ) system
Reception error detection	 Framing error Overrun error Parity error (Not supported in operation mode 1)
Interrupt request	 Receive interrupt (reception completed, reception error detected) Transmission interrupt (transmission completed) Both the transmission and reception support El²OS.
Master/slave type communication function (multi processor mode)	Capable of 1 (master) to n (slaves) communication (available just as master)

Note: In clock synchronous transfer mode, the UART transfers only data with no start or stop bit added.

UART operation modes

	Operation mode	Data I	ength	Synchronization	Stop bit length	
	Operation mode	Without parity	With parity	Synchronization	Stop bit length	
0	Normal mode	7 bits c	r 8 bits	Asynchronous	1 bit or 2 bits *2	
1	Multi processor mode 8 + 1 *1		_	Asynchronous	I DIL OI 2 DILS	
2	Normal mode	8 —		Synchronous	No	

: Setting disabled

^{*1 : + 1} is an address/data setting bit (A/D) which is used for communication control.

^{*2 :} Only one bit can be detected as a stop bit at reception.

Register list

Serial mode register (SMR0, SMR1)

000020н Address: 000026н

6 3 2 0 7 5 4 1 SCKL M2L1 M2L0 **SCKE** MD1 MD0 M2L2 SOE (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value 00100000B

Serial control register (SCR0, SCR1)

000021н Address: 000027н

8 13 12 11 10 9 PEN SBL CL A/D REC **RXE** TXE (R/W) (R/W) (R/W) (R/W) (W) (R/W) (R/W) Initial Value 00000100_{B}

Serial input/output register (SIDR0, SIDR1 / SODR0, SODR1)

000022н Address: 000028н

7 2 1 0 D7 D6 D5 D4 D3 D2 D1 D0 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

10

BDS

9

RIE

(R/W)

8

TIE

(R/W)

0

D0

Initial Value XXXXXXXXB

Serial data register (SSR0, SSR1)

000023н Address: 000029н

15 14 13 12 11 PΕ ORE **FRE RDRF TDRE** (R) (R) (R) (R) (R) (R/W) Initial Value 00001000B

UART prescaler reload register (UTRLR0, UTRLR1)


000024н Address:

6 5 4 3 2 7 1 D5 D4 D3 D2 D7 D6 D1 00002Ан (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value 0000000B

UART prescaler control register (UTCR0, UTCR1)

000025н Address: 00002BH

15 14 13 12 11 10 9 8 MD **SRST** CKS Reserved D10 D9 D8 (R/W) (R/W) (R/W) (R/W) (--)(R/W) (R/W) (R/W) Initial Value 0000-000в




7. Extended I/O serial interface

The extended I/O serial interface is a serial I/O interface that can transfer data through the adoption of 8-bit \times 1 channel configured clock synchronization scheme. LSB-first or MSB-first transfer mode can be selected for data transfer.

There are two serial I/O operation modes available:

- Internal shift clock mode: Transfer data in synchronization with the internal clock.
- External shift clock mode: Transfer data in synchronization with the clock supplied via the external pin (SCK).
 By manipulating the general-purpose port sharing the external pin (SCK) in this mode, data can also be transferred by a CPU instruction.

• Register list Serial mode control status register (SMCS) Initial Value 15 14 13 12 11 10 8 0000010 в 000059н Address: SMD2 SMD1 SMD0 SIE SIR **BUSY** STOP STRT (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) **Initial Value** 3 0 2 1 Address: 000058н XXXX0000 B MODE **BDS** SOE SCOE (--)(R/W) (R/W) (R/W) (R/W) Serial data register (SDR) **Initial Value** 3 0 7 6 4 2 1 Address: 00005AH XXXXXXXXB D7 D6 D5 D4 D3 D2 D1 D0 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Communication prescaler control register (SDCR) Initial Value 14 15 13 12 11 10 9 8 Address: 00005BH 0XXX0000B MD DIV3 DIV2 DIV1 DIV0 (R/W) (-)(--)(-)(R/W) (R/W) (R/W) (R/W)



8. I2C Interface

The I²C interface is a serial I/O port supporting the Inter IC BUS. It serves as a master/slave device on the I²C bus and has the following features.

- Master/slave sending and receiving
- · Arbitration function
- · Clock synchronization function
- Slave address and general call address detection function
- · Detecting transmitting direction function
- Start condition repeated generation and detection function
- · Bus error detection function

• Register list

I²C bus status register (IBSR0)

0 Address: 000070H ВВ RSC ΑL LRB TRX AAS GCA FBT (R) (R) (R) (R) (R) (R) (R) (R)

Initial Value 0000000B

I²C bus control register (IBCR0)

Address: 000071н

15	14	13	12	11	10	9	8	Initial Value
BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT	0000000E
(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	·

I²C bus clock selection register (ICCR0)

0 Address: 000072H CS3 CS2 CS1 CS0 (R/W) (R/W) (R/W) (R/W) (R/W) **Initial Value** XXX0XXXXB

00000000B

I²C bus address register (IADR0)

Address: 000073H


15	14	13	12	11	10	9	8	Initial Value
_	A6	A5	A4	A3	A2	A1	A0	XXXXXXXX
(—)	(R/W)							

I²C bus data register (IDAR0)

Address: 000074н

 7	6	5	4	3	2	1	0
 D7	D6	D5	D4	D3	D2	D1	D0
(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)

Initial Value XXXXXXXXB




9. USB Function

The USB is an interface supporting the USB (Universal Serial Bus) communications protocol.

Feature of USB function

- Conform to USB 2.0 Full Speed
- FULL speed (12 Mbps) is supported.
- The device status is auto-answer.
- Bit stripping, bit stuffing, and automatic generation and check of CRC5 and CRC16.
- Toggle check by data synchronization bit.
- · Automatic response to all standard commands except Get/SetDescriptor and SynchFrame commands (these three commands can be processed the same way as the class vendor commands).
- The class vendor commands can be received as data and responded via firmware.
- Supports up to maximum six EndPoints (EndPoint0 is fixed to control transfer).
- Two transfer data buffers integrated for each end point (one IN buffer and one OUT buffer for end point 0).
- Supports automatic transfer mode for transfer data via DMA (except buffers for EndPoint0).
- Capable of detection of connection and disconnection by monitoring the USB bus power line.



	7	6	5	4	3	2	1	0	Initial Value
Address: 0000D6H	Reserved		PKS2~5	PKS2~5			PKS2~5	PKS2~5	01000000E
0000D8н 0000DАн 0000DСн	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	15	14	13	12	11	10	9	8	Initial Value
Address : 0000D7 _H 0000D9 _H	EPEN	TYPE	TYPE	DIR	DMAE	NULE	STAL	Reserved	01100000 _B
0000D9н 0000DDн	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	••
ime stamp register (T	MSP)								
	7	6	5	4	3	2	1	0	Initial Value
Address: 0000DEH	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	0000000
	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	
	15	14	13	12	11	10	9	8	Initial Value
Address: 0000DFH	_	_	_	_	_	TMSP	TMSP	TMSP	0000000E
	(—)	(—)	(—)	(—)	(—)	(R)	(R)	(R)	
JDC status register (U	DCS)								
	7	6	5	4	3	2	1	0	Initial Value
Address: 0000E0H	VOFF	VON	SUSP	SOF	BRST	WKUP	SETP	CONF	0000000
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
nterrupt enable registe	er (UDCIE)								
	15	14	13	12	11	10	9	8	Initial Value
Address: 0000E1H	VOFFIE	VONIE	SUSPIE	SOFIE	BRSTIE	WKUPIE	CONFN	CONFIE	0000000
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R)	(R/W)	
EP0I status register (E	P0IS)								
Ç ,	P0IS)	6	5	4	3	2	1	0	Initial Value
EP0I status register (E Address : 0000E2н	,	6 —	5	4 —	3	2 —	1 —	0	
,	,	6 — (—)	5 — (—)	4 — (—)	3 (-)	2 — (—)	1 — (—)	0 — (—)	
Ç ,	,	6 — (—)	5 — (—)	4 — (—)	3 — (—)	_	_		Initial Value XXXXXXXX Initial Value

(Continued)

EPOO statu											
_i UU siaiu	ıs register (El	P00	OS)								
A . I . I	000054		7	6	5	4	3	2	1	0	Initial Value
Address :	: 0000E4H		_	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	XXXXXXX
			(—)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	
		_	15	14	13	12	11	10	9	8	Initial Value
Address :	: 0000 E 5н		BFINI	DRQOIE	SPKIE	_	_	DRQO	SPK		100XX00XB
			(R/W)	(R/W)	(R/W)	(—)	(—)	(R/W)	(R/W)	(—)	
EP1 status	register (EP1	1S)									
۸ ماماسممم ،	. 0000 = 0		7	6	5	4	3	2	1	0	Initial Value
Address :	: 0000Е6н	L	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	XXXXXXX
			(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
			15	14	13	12	11	10	9	8	Initial Value
Address:	: 0000Е7н		BFINI	DRQIE	SPKIE	_	BUSY	DRQ	SPK	SIZE	1000000Xв
	_	(R/W)	(R/W)	(R/W)	(—)	(R)	(R/W)	(R/W)	(R/W)		
EP2/3/4/5 s	status registe	er (E	EP2S to	EP5S)							
	000050		7	6	5	4	3	2	1	0	Initial Value
Address:	0000E8н 0000EАн		_	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	XXXXXXX
	0000EСн 0000EЕн		()	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
	0000EEH			(1011)	,	(1000)	(17/1/)	(IX/VV)	(10/00)	(IX/VV)	
	OOOOEEH		15	14	13	12	11	10	9	8	Initial Value
Address :	. 0000Е9н	Γ	15 BFINI	, ,	, ,	, ,	, ,	,	,	,	Initial Value 1000000X _B
Address :	. 0000E9н 0000EВн 0000EDн			14	13	, ,	11	10	9	,	
	0000E9н 0000EВн		BFINI (R/W)	14 DRQIE (R/W)	13 SPKIE (R/W)	12	11 BUSY	10 DRQ	9 SPK	8 —	
	. 0000E9н 0000EВн 0000EDн 0000EFн 4/5 data regis 0000F0н		BFINI (R/W)	14 DRQIE (R/W)	13 SPKIE (R/W)	12	11 BUSY	10 DRQ	9 SPK	8 —	1000000X _B
EP0/1/2/3/4	. 0000E9н 0000EВн 0000EБн 0000EFн 4/5 data regis 0000F0н 0000F2н		BFINI (R/W)	14 DRQIE (R/W)	13 SPKIE (R/W)	12	11 BUSY	10 DRQ	9 SPK	8 —	
	0000E9н 0000EВн 0000EDн 0000EFн 4/5 data regis 0000F0н 0000F2н 0000F4н		BFINI (R/W) (EP0D	14 DRQIE (R/W) T to EP	13 SPKIE (R/W) 5DT)	12 — (—)	11 BUSY (R)	10 DRQ (R/W)	9 SPK (R/W)	8 (—)	1000000X _B
EP0/1/2/3/4	. 0000E9н 0000EВн 0000EБн 0000EFн 4/5 data regis 0000F0н 0000F2н	ster [BFINI (R/W) (EP0D	14 DRQIE (R/W) T to EP	13 SPKIE (R/W) 5DT)	12 — (—)	11 BUSY (R)	10 DRQ (R/W)	9 SPK (R/W)	8 — (—)	1000000X _B
EP0/1/2/3/4	0000E9н 0000EВн 0000EБн 0000EFн 4/5 data regis 0000F0н 0000F2н 0000F4н 0000F6н 0000F8н 0000FAн	ster [BFINI (R/W) (EP0D 7 BFDT	14 DRQIE (R/W) T to EP	13 SPKIE (R/W) 5DT) 5 BFDT	12 — (—) 4 BFDT	11 BUSY (R) 3 BFDT	10 DRQ (R/W)	9 SPK (R/W)	8 — (—) 0 BFDT	 1000000X _B Initial Value XXXXXXXX
EP0/1/2/3/4	0000E9н 0000EВн 0000EБн 4/5 data regis 0000F0н 0000F2н 0000F4н 0000F6н 0000F8н 0000FAн	ster [BFINI (R/W) (EP0D 7 BFDT	14 DRQIE (R/W) T to EP	13 SPKIE (R/W) 5DT) 5 BFDT	12 — (—) 4 BFDT	11 BUSY (R) 3 BFDT	10 DRQ (R/W)	9 SPK (R/W)	8 — (—) 0 BFDT	1000000X _B
EP0/1/2/3/4	0000E9H 0000EBH 0000EDH 0000EFH 4/5 data regis 0000F0H 0000F2H 0000F6H 0000F8H 0000FAH	ster [BFINI (R/W) (EPOD 7 BFDT (R/W)	14 DRQIE (R/W) T to EP 6 BFDT (R/W)	13 SPKIE (R/W) 5DT) 5 BFDT (R/W)	12 — (—) 4 BFDT (R/W)	BUSY (R) 3 BFDT (R/W)	DRQ (R/W) 2 BFDT (R/W)	9 SPK (R/W) 1 BFDT (R/W)	8 — (—) 0 BFDT (R/W)	1000000X _B Initial Value XXXXXXXX

10. USB Mini-HOST

USB Mini-HOST provides minimal host operations required and is a function that enables data to be transferred to and from Device without PC intervention.

Feature of USB Mini-HOST

- · Automatic detection of Low Speed/Full Speed transfer
- Low Speed/Full Speed transfer support
- · Automatic detection of connection and cutting device
- Reset sending function support to USB-bus
- Support of IN/OUT/SETUP/SOF token
- In-token handshake packet automatic transmission (excluding STALL)
- Handshake packet automatic detection at out-token
- Supports a maximum packet length of 256 bytes
- Error (CRC error/toggle error/time-out) various supports
- · Wake-Up function support

Differences between the USB HOST and USB Mini-HOST

		HOST	Mini-HOST
Hub support		0	×
	Bulk transfer	0	0
Transfer	Control transfer	0	0
Transfer	Interrupt transfer	0	0
	ISO transfer	0	×
Transfer and d	Low Speed	0	0
Transfer speed	Full Speed	0	0
PRE packet support		0	×
SOF packet support		0	0
	CRC error	0	0
	Toggle error	0	0
Error	Time-out	0	0
	Maximum packet < receive data	0	0
Detection of connection	and cutting of device	0	0
Transfer speed detection	n	0	0

: Supported: Not supported

 Register list USB HOST control register 0 (HCONT0) Initial Value 2 1 0 Address: 0000C0H 0000000B RWKIRE URIRE CMPIRE CNNIRE DIRE **SOFIRE URST** HOST (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) USB HOST control register 1 (HCONT1) 12 10 9 8 Initial Value 13 11 Address: 0000C1H Reserved Reserved Reserved Reserved SOFSTEP CANCEL 0000001B RETRY (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) USB HOST interruption register (HIRQ) Initial Value 5 3 2 1 0 Address: 0000C2H 0000000B TCAN Reserved RWKIRQ URIRQ CMPIRQ CNNIRQ DIRQ **SOFIRQ** (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) USB HOST error status register (HERR) 10 Initial Value 13 12 11 9 Address: 0000C3H 0000011_B LSTSOF RERR TOUT CRC TGERR **STUFF** HS HS (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) USB HOST state status register (HSTATE) Initial Value 2 1 0 XX010010_B Address: 0000C4H ALIVE CLKSEL SOFBUSY **SUSP TMODE CSTAT** (R/W) (R/W) (R/W) (R/W) (R) (R) USB SOF interruption FRAME comparison register (HFCOMP) Initial Value 14 13 12 11 10 9 FRAME FRAME COMP Address: 0000C5H 00000000B (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) USB retry timer setting register 0/1/2 (HRTIMER) Initial Value 7 5 3 2 1 0 Address: 0000C6H 0000000B RTIMERO RTIMERO RTIMERO RTIMERO RTIMERO RTIMERO RTIMERO (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value 15 9 14 13 12 11 10 8 Address: 0000C7H 0000000B RTIMER1 RTIMER1 RTIMER1 RTIMER1 RTIMER1 RTIMER1 RTIMER1 RTIMER1 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value Address: 0000C8H XXXXXX00_B RTIMER2 RTIMER2 (R/W)

(Continued)

USB HOST address register (HADR)

Address: 0000C9H

15 14 13 12 11 10 9 8 Initial Value

— ADDRESS ADDRE

USB EOF setting register 0/1 (HEOF)

USB FRAME setting register (HFRAME)

USB token end point register (HTOKEN)

11. DTP/external interrupt circuit

Feature of DTP/external interrupt circuit

DTP (Data Transfer Peripheral)/external interrupt circuit detects the interrupt request input from the external interrupt input terminal INT7 to INT0, and outputs the interrupt request.

• DTP/external interrupt circuit function

The DTP/external interrupt function outputs an interrupt request upon detection of the edge or level signal input to the external interrupt input pins (INT7 to INT0).


If CPU accept the interrupt request, and if the extended intelligent I/O service (EI²OS) is enabled, branches to the interrupt handling routine after completing the automatic data transfer (DTP function) performed by EI²OS. And if EI²OS is disabled, it branches to the interrupt handling routine without activating the automatic data transfer (DTP function) performed by EI²OS.

• Feature of DTP/external interrupt circuit

	External interrupt	DTP function					
Input pin		8 channels (P60/INT0, P61/INT1, P62/INT2/SIN, P63/INT3/SOT, P64/INT4/SCK, P65/INT5/PWC, P66/INT6/SCL0, P67/INT7/SDA0)					
Interrupt source	The detection level or the type of the request level setting register (ELVR)	edge for each terminals can be set in the					
	Input of "H" level/ "L" level/rising edge/falling edge.						
Interrupt number	#18 (12н) , #20 (14н) , #22 (16н) , #24	#18 (12н) , #20 (14н) , #22 (16н) , #24 (18н)					
Interrupt control	Enabling/Prohibit the interrupt reques register (ENIR)	t output using the DTP/interrupt enable					
Interrupt flag	Holding the interrupt source using the	DTP/interrupt cause register (EIRR)					
Process setting	Prohibit El ² OS (ICR: ISE="0")	Enable El ² OS (ICR: ISE="1")					
Process	Branched to the interrupt handling routine	After an automatic data transfer by El ² OS, Branched to the interrupt handling routine					

• Register list

Interrupt/DTP enable regis	Interrupt/DTP enable register (ENIR)									
	7	6	5	4	3	2	1	0	Initial Value	
Address: 00003CH	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	0000000в	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)		
Interrupt/DTP source register (EIRR)										
	15	14	13	12	11	10	9	8	Initial Value	
Address: 00003DH	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	0000000В	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)		
Request level setting register (ELVR)										
	7	6	5	4	3	2	1	0	Initial Value	
Address: 00003EH	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0	0000000в	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)		
	15	14	13	12	11	10	9	8	Initial Value	
Address: 00003FH	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4	0000000в	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)		




12. Interrupt controller


The interrupt control register is located inside the interrupt controller, it exists for every I/O having an interrupt function. This register has the following functions.


· Setting of the interrupt levels of relevant peripheral

Register list



Note: Do not access interrupt control registers using any read modify write instruction because it causes a malfunction.





13. μDMAC

μDMAC is simple DMA with the function equal with El²OS. It has 16 channels DMA transfer channels with the following features.

- Performs automatic data transfer between the peripheral resource (I/O) and memory
- The program execution of CPU stops in the DMA startup
- · Capable of selecting whether to increment the transfer source and destination addresses
- DMA transfer is controlled by the DMA enable register, DMA stop status register, DMA status register and descriptor
- A STOP request is available for stopping DMA transfer from the resource
- Upon completion of DMA transfer, the flag bit corresponding to the transfer completed channel in the DMA status register is set and a termination interrupt is output to the transfer controller.

DMA enable register highe	•	,	40	40	44	40	0	0	Initial Value
Address: 0000ADH	15 EN15	14 EN14	13 EN13	12 EN12	11 EN11	10 EN10	9 EN9	8 EN8	0000000В
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DMA enable register lower	(DERL)							
Ç	7	6	5	4	3	2	1	0	Initial Value
Address: 0000ACH	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	0000000в
'	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DMA stop status register (I	DSSR)								
	7	6	5	4	3	2	1	0	Initial Value
Address: 0000A4H	STP7 STP15	STP6 STP14	STP5 STP13	STP4 STP12	STP3 STP11	STP2 STP10	STP1 STP9	STP0 STP8	0000000в
	(R/W)	(R/W)	(R/W)	*					
DMA status register higher	DSRF	l)							
4.11	15	14	13	12	11	10	9	8	Initial Value
Address: 00009DH	DTE15	DTE14	DTE13	DTE12	DTE11	DTE10	DTE9	DTE8	0000000В
	(R/W)	(R/W)	(R/W)						
DMA status register lower	(DSRL)								
	7	6	5	4	3	2	1	0	Initial Value
Address: 00009CH	DTE7	DTE6	DTE5	DTE4	DTE3	DTE2	DTE1	DTE0	0000000в
·	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
DMA descriptor channel sp	oecificat	ion regi	ster (DC	SR)					
	7	6	5	4	3	2	1	0	Initial Value
		Reserved	Reserved	Reserved	DCSR3	DCSR2	DCSR1	DCSR0	0000000в
Address : 00009Вн	STP								

10		- 1
H	ntinu	വെ
100	,,,,,,,,,	icu,

DMA buffer address pointer lower 8 bit (DBAPL)

Initial Value 3 2 1 0 Address: 007920H XXXXXXXXB DBAPL | DBAPL | DBAPL DBAPL DBAPL DBAPL DBAPL DBAPL (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

DMA buffer address pointer middle 8 bit (DBAPM)

DMA Buffer address pointer higher 8 bit (DBAPH)

DMA control register (DMACS)

Initial Value 15 14 13 10 8 12 11 Address: 007923н XXXXXXXXB RDY2 RDY1 **BYTEL** IF BW BF DIR SE (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

DMA I/O register address pointer lower 8 bit (DIOAL)

Initial Value 2 0 4 3 1 Address: 007924H XXXXXXXXB A07 A06 A05 A04 A03 A02 A01 A00 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

DMA I/O register address pointer higher 8 bit (DIOAH)

Initial Value 15 10 8 11 Address: 007925H XXXXXXXXB A15 A13 A12 A10 A09 80A A14 A11 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

DMA data counter lower 8 bit (DDCTL)

Initial Value 5 3 2 0 Address: 007926H XXXXXXXXB B02 B01 B07 B06 B05 B04 B03 B00 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

DMA data counter higher 8 bit (DDCTH)

Initial Value 13 12 11 10 9 8 Address: 007927H XXXXXXXXB B15 B14 B13 B12 B11 B10 B09 B08 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

Note: The above register is switched for each channel depending on the DCSR.

14. Address matching detection function

When the address is equal to the value set in the address detection register, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code (01H). As a result, the CPU executes the INT9 instruction when executing the set instruction. By performing processing by the INT#9 interrupt routine, the program patch function is enabled.

Two address detection registers are provided, for each of which there is an interrupt enable bit. When the address matches the value set in the address detection register with the interrupt enable bit set to 1, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code.

• Register list Program address detect register 0 to 2 (PADR0) PADR0 (lower) Initial Value 0 3 2 Address: 001FF0H XXXXXXXXB (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) PADR0 (middle) Initial Value 15 14 13 12 11 10 9 8 XXXXXXXXB Address: 001FF1H (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) PADR0 (higher) Initial Value 5 3 2 1 0 Address: 001FF2H **XXXXXXXX**B (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) • Program address detect register 3 to 5 (PADR1) PADR1 (lower) Initial Value 12 10 9 8 13 11 Address: 001FF3H **XXXXXXXX**B (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) PADR1 (middle) Initial Value 0 6 5 3 2 1 Address: 001FF4H **XXXXXXXX**B (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) PADR1 (higher) Initial Value 15 12 11 10 9 8 13 Address: 001FF5H **XXXXXXXX**B (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) • Program address detect control status register (PACSR) **PACSR** Initial Value 6 5 2 0 3 1 Address: 00009EH Reserved 0000000B Reserved Reserved Reserved Reserved AD1E AD0E (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) R/W: Readable and Writable Χ : Undefined


15. Delay interrupt generator module

• The delay interrupt generation module is a module that generates interrupts for switching tasks. A hardware interrupt can be generated by software.

• Function of delay interrupt generator module

	Function and control
Interrupt source	 Setting the R0 bit in the delayed interrupt request generate/cancel register to 1 (DIRR: R0 = 1) generates a interrupt request. Setting the R0 bit in the delayed interrupt request generate/cancel register to 0 (DIRR: R0 = 0) cancels the interrupt request.
Interrupt control	No setting of permission register is provided.
Interrupt flag	• Set in bit R0 of the delayed interrupt request generation/clear register (DIRR : R0)
El ² OS support	Not ready for expanded intelligent I/O service (EI²OS).






16. ROM mirroring function selection module

• The ROM mirror function select module can make a setting so that ROM data located in bank FF can be read by accessing bank 00.

• ROM mirroring function selection module

	Description
Mirror setting address	FFFFFFн to FF8000н in the FF bank can be read through 00FFFFн to 008000н in the 00 bank.
Interrupt source	• None
El ² OS support	Not ready for extended intelligent I/O service (EI²OS).

• Block Diagram



17. Low power consumption (standby) mode

• The F²MC-16LX can be set to save power consumption by selecting and setting the low power consumption mode.

• CPU operation mode and functional description

CPU operating clock	Operation mode	Description
	Normally run	The CPU and peripheral resources operate at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
PLL clock Main clock	Sleep	Only peripheral resources operate at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
	Time-base timer	Only the time-base timer operates at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
	Stop	The CPU and peripheral resources are suspended with the oscillator clock stopped.
	normally run	The CPU and peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
	Sleep	Only peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
	Time-base timer	Only the time-base timer operates at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
	Stop	The CPU and peripheral resources are suspended with the oscillator clock stopped.
CPU intermittent operation mode	Normally run	The halved or PLL-multiplied oscillator clock (HCLK) frequency is used for operation while being decimated in a certain period.

• Register list

Lowe power consumption mode control register (LPMCR)

Address: 0000A0H

7	6	5	4	3	2	1	0
STP	SLP	SPL	RST	TMD	CG1	CG0	Reserved
(W)	(W)	(R/W)	(W)	(R/W)	(R/W)	(R/W)	(R/W)

Initial Value 00011000_B

18. Clock

The clock generator controls the internal clock as the operating clock for the CPU and peripheral resources. The internal clock is referred to as machine clock whose one cycle is defined as machine cycle. The clock based on source oscillation is referred to as oscillator clock while the clock based on internal PLL oscillation as PLL clock.

• Register list

Clock selection register (CKSCR) Initial Value 15 14 13 12 11 10 8 Address: 0000A1H 11111100_B SCM MCM WS1 WS0 SCS MCS CS1 CS0 (R) (R) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

19. 512 Kbits flash memory

The description that follows applies to the flash memory built in the MB90F334; it is not applicable to evaluation ROM or masked ROM.

The method of data write/erase to flash memory is following three types.

- Parallel writer
- Serial dedicated writer
- Write/erase by executing program
- · Description of 512 Kbits flash memory

512 Kbits flash memory is located in FF_H bank in the CPU memory map. Function of flash memory interface circuit enables read and program access from CPU.

Write/erase to flash interface is executed by instruction from CPU via flash memory interface, so rewrite of program and data is carried on in the mounting state effectively.

Data can be reprogrammed not only by program execution in existing RAM but by program execution in flash memory by dual operation. The different banks (the upper and lower banks) can be used to execute an erase/program and a read concurrently.

Also, erase/write and read in the defferent bank (Upper Bank/Lower Bank) is executed simultaneously.

- Features of 512 Kbits flash memory
 - Sector configuration: 64 Kwords × 8 bits/32 words × 16 bits (4K × 4 + 16K × 2 + 4K × 4)
 - Simultaneous execution of erase/write and read by 2-bank configuration
 - Automatic program algorithm (Embeded Algorithm^{TM*})
 - Built-in deletion pause/deletion resume function
 - Detection of programming/erasure completion using data polling and the toggle bit
 - At least 10,000 times guaranteed
 - Minimum flash read cycle time: 2 machine cycles
 - *: Embedded Algorithm™ is a trade mark of Advanced Micro Devices Inc.

Note: The read function of manufacture code and device coad is not including. Also, these code is not accessed by the command.

- Flash write/erase
- Flash memory can not execute write/erase and read by the same bank simultaneously.
- Data can be programmed/deleted into and erased from flash memory by executing either the program residing in the flash memory or the one copied to RAM from the flash memory.

• Sector configuration of flash memoly

Flash Memory CFU address White address	Flash Memory	CPU address Writer address 3
--	--------------	------------------------------

SA0 (4 Kbyte)	FF0000H	70000н	
SAU (4 Rbyte)	FF0FFFH	¦ 70FFFн	
SA1 (4 Kbyte)	FF1000H	¦ 71000н	논
SAT (4 Kbyle)	FF1FFFH	, 71FFFн	Baı
CAO (4 Kh. +a)	FF2000H	72000н	ower Bank
SA2 (4 Kbyte)	FF2FFFH	72FFFH	9
SA3 (4 Kbyte)	FF3000H	73000н	
SAS (4 Kbyle)	FF3FFFH	73FFFH	
SA4 (16 Kbyte)	FF4000H	74000н	
SA4 (10 Kbyte)	FF7FFFH	. 77FFFн	
SA5 (16 Kbyte)	FF8000H	¦ 78000н	
SAS (10 Rbyte)	FFBFFFH	¦ 78FFFн	
CAC (4 Kh. +a)	FFC000H	7С000н	녿
SA6 (4 Kbyte)	FFCFFFH	7CFFFн	Jpper Bank
CA7 (4 Khyto)	FFD000H	¹ 7D000н	oper
SA7 (4 Kbyte)	FFDFFFH	7DFFFH	5
CAR (4 Khyto)	FFE000H	7Е000н	
SA8 (4 Kbyte)	FFEFFFH	' 7EFFFн	
CAO (41/h. +a)	FFF000H	¦ 7F000н	
SA9 (4Kbyte)	FFFFFFH	7FFFFH	

^{*:} Flash memory writer address indicates the address equivalent to the CPU address when data is written to the flash memory using a parallel writer. Programming and erasing by the general-purpose parallel programmer are executed based on writer addresses.

• Register list

Flash memory control register (FMCS)

2 0 1 Address: 0000AEH INTE RDYINT WE RDY Reserved LPM1 Reserved LPM0 (R/W) (R/W) (R/W) (R) (W) (R/W) (W) (R/W) Initial Value 000X0000B

Flash memory program control register (FWR0)

Address: 00790CH

3 2 1 0 SA7E SA6E SA5E SA4E SA3E SA2E SA1E SA0E (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial Value 00000000B

Flash memory program control register (FWR1)

Address: 00790DH

 15
 14
 13
 12
 11
 10
 9
 0

 —
 —
 —
 —
 —
 SA9E
 SA8E

 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)
 (R/W) (R/W) (R/W) (R/W) (R/W) (R/W)

Initial Value 00000000B

Sector conversion setting register (SSR0)

Address: 00790EH

 7
 6
 5
 4
 3
 2
 1
 0

 —
 —
 —
 —
 —
 SEN0


 (R/W) (R/W) (—) (—) (—) (—) (—) (R/W)

Initial Value 00XXXXX0_B

^{*} When writing to SSR0 register, write "0" except for SEN0.

• Standard configuration for Fujitsu standard serial on-board writing

The flash microcontroller programmer (AF220/AF210/AF120/AF110) made by Yokogawa Digital Computer Corp. is used for Fujitsu standard serial onboard writing.




Note: Inquire of Yokogawa Digital Computer Corporation for details about the functions and operations of the flash microcontroller programmer (AF220, AF210, AF120 and AF110), general-purpose common cable for connection (AZ210) and connectors.

• Pins Used for Fujitsu Standard Serial On-board Programming

Pin	Function	Description				
MD2, MD1, MD0	Mode input pin	The device enters the serial program mode by setting MD2 = 1, MD1 = 1 and MD0 = 0.				
X0, X1	Oscillation pin	Because the internal CPU operation clock is set to be the 1 multiplication PLL clock in the serial write mode, the internal operation clock frequency is the same as the oscillation clock frequency.				
P60, P61	Write program start pins	Input a Low level to P60 and a High level to P61.				
RST	Reset input pin	_				
SIN0	Serial data input pin	UART0 is used as CLK synchronous mode.				
SOT0	Serial data output pin	In write mode, the pins used for the UART0 CLK synchronous mode are				
SCK0	Serial clock input pin	SIN0, SOT0, and SCK0.				
Vcc	Power source input pin	When supplying the write voltage (MB90F337 : 3.3 V±0.3 V) from the user system, connection with the flash microcontroller programmer is not necessary. When connecting, do not short-circuit with the user power supply.				
Vss	GND Pin	Share GND with the flash microcontroller programmer.				

The control circuit shown in the diagram is required for using the P60, P61, SIN0, SOT0 and SCK0 pins on the user system. Isolate the user circuit during serial on-board writing, with the /TICS signal of the flash microcontroller programmer.



Control circuit

The MB90F337 serial clock frequency that can be input is determined by the following expression • Use the flash microcontroller programmer to change the serial clock input frequency setting depending on the oscillator clock frequency to be used.

Imputable serial clock frequency = $0.125 \times \text{oscillation}$ clock frequency.

• Maximum serial clock frequency

Oscillation clock frequency	Maximum serial clock frequency acceptable to the microcontroller	Maximum serial clock frequency that can be set with the AF220/AF210/AF110	Maximum serial clock frequency that can be set with the AF200
At 6 MHz	750 kHz	500 kHz	500 kHz

• System configuration of the flash microcontroller programmer (AF220/AF210/AF120/AF110) (made by Yokogawa Digital Computer Corp.)

Part number Function						
	AF220/AC4P	Model with internal Ethernet interface	/100 V to 220 V power adapter			
Unit AF210/AC4P		Standard model	/100 V to 220 V power adapter			
AF120/AC4P		Single key internal Ethernet interface mode	/100 V to 220 V power adapter			
AF110/AC4P		Single key model	/100 V to 220 V power adapter			
AZ221		PC/AT RS232C cable for writer				
AZ210 Standard target probe (a) length: 1		Standard target probe (a) length : 1 m	gth: 1 m			
FF20	1	Control module for Fujitsu F ² MC-16LX flash microcon	troller control module			
AZ290	0	Remote controller				
/P2		2 MB PC Card (option) FLASH memory capacity to respond to 128 KB				
/P4		4 MB PC Card (option) FLASH memory capacity to re	spond to 512 KB			

Contact to: Yokogawa Digital Computer Corp. TEL: (81)-42-333-6224

Note: The AF200 flash micon programmer is a retired product, but it can be supported using control module FF201.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vcc = 3.3 V, Vss = 0.0 V)

Domonoston	Ob. a.l	Rat	ting	l limit	Domonto
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage	Vcc	Vss - 0.3	Vss + 4.0	V	
		Vss - 0.3	Vss + 4.0	V	*1
Input voltage	Vı	Vss - 0.3	Vss + 6.0	V	Nch0.D (Withstand voltage I/O of 5 V)
		- 0.5	Vss + 4.5	V	USB I/O
Output voltage	Vo	Vss - 0.3	Vss + 4.0	V	*1
Output voltage	VO	- 0.5	Vss + 4.5	V	USB I/O
L level maximum output	lol1	_	10	mA	Other than USB I/O*2
current	lol2	_	43	mA	USB I/O*2
L level average output current	lolav	_	3	mA	*3
L level maximum total output current	ΣΙοι	_	60	mA	
L level average total output current	Σ lolav	_	30	mA	*4
H level maximum output	І он1	_	- 10	mA	Other than USB I/O*2
current	І ОН2	_	- 43	mA	USB I/O*2
H level average output current	Іонач	_	- 3	mA	*3
H level maximum total output current	ΣІон	_	- 60	mA	
H level average total output current	Σ lohav	_	- 30	mA	*4
Power consumption	Pd	_	351	mW	Target value
Operating temperature	TA	- 40	+ 85	°C	
Storage temperature	Tota	- 55	+ 150	°C	
Storage temperature	Tstg	- 55	+ 125	°C	USB I/O

^{*1:} V_I and V_O must not exceed V_{CC} + 0.3 V. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2:} A peak value of an applicable one pin is specified as a maximum output current.

^{*3:} The average output current specifies the mean value of the current flowing in the relevant single pin during a period of 100 ms.

^{*4:} The average total output current specifies the mean value of the currents flowing in all of the relevant pins during a period of 100 ms.

2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks
rarameter	Syllibol	Min	Max	Offic	Remarks
		3.0	3.6	V	At normal operation (At USB is used)
Power supply voltage	Vcc	2.7	3.6	V	At normal operation (At USB is unused)
		1.8	3.6	V	Hold state of stop operation
	VIH	0.7 Vcc	Vcc + 0.3	V	CMOS input pin
Input H level voltage	VIHS	0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input pin
iliput i ilevel voltage	VIHM	Vcc - 0.3	Vcc + 0.3	V	MD input pin
	VIHUSB	2.0	Vcc + 0.3	V	USB input pin
	VIL	Vss - 0.3	0.3 Vcc	V	CMOS input pin
Input L level voltage	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin
Input Liever voltage	VILM	Vss - 0.3	Vss + 0.3	V	MD input pin
	VILUSB	Vss	0.8	V	USB input pin
Differential input sensitivity	VDI	0.2	_	V	USB input pin
Differential common mode input voltage range	Vсм	0.8	2.5	V	USB input pin
Series resistance	Rs	25	30	Ω	Recommended value = 27 Ω at using USB
Operating	TA	- 40	+ 85	°C	At USB is unused
temperature	IA	0	+ 70	°C	At USB is used

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(TA = $-40~^{\circ}C$ to +85 $^{\circ}C,~Vcc = 3.3~V \pm 0.3~V,~Vss = 0.0~V)$

Davamatar	Sym-	Din nama	Conditions		Value	•	11	Domorko					
Parameter	bol	Pin name Conditions		Min	Тур	Max	Unit	Remarks					
Output H level	Vон	Output pin of other than P60 to P67, HVP, HVM, DVP, DVM	Iон = −4.0 mA	Vcc – 0.5	_	Vcc	V						
voltage		HVP, HVM, DVP, DVM	$RL = 15 \text{ k}\Omega \pm 5\%$	2.8	_	3.6	V						
Output L level	Vol	Output pin of other than HVP, HVM, DVP, DVM	IoL = 4.0 mA	Vss	_	Vss + 0.4	V						
voltage		HVP, HVM, DVP, DVM	$RL = 1.5 \text{ k}\Omega \pm 5\%$	0	_	0.3	V						
Input leak current	IIL	Output pin of other than P60 to P67, HVP, HVM, DVP, DVM	Vcc = 3.3 V, Vss < Vı < Vcc	- 10	_	10	μΑ						
		HVP, HVM, DVP, DVM	_	- 5	_	5	μΑ						
Pull-up resistor	Rpull	P00 to P07, P10 to P17	Vcc = 3.3 V, Ta = + 25 °C	25	50	100	kΩ						
Open drain output current	LIOD	P60 to P67	_	_	0.1	10	μΑ						
Power	lcc		Vcc = 3.3 V, Internal frequency 24 MHz, At normal operating	_	TBD	_	mA	At USB operating Max 90 mA (Target)					
			Vcc = 3.3 V, Internal frequency 24 MHz, At normal operating	_	70	_	mA	At non- operating USB (USTP = 0)					
			Vcc = 3.3 V, Internal frequency 24 MHz, At normal operating	_	TBD	_	mA	At non- operating USB (USTP = 1)					
supply current	Iccs	Vcc	Vcc = 3.3 V, Internal frequency 24 MHz, At sleep mode	_	27	_	mA						
	Істѕ							Vcc = 3.3 V, Internal frequency 24 MHz, At timer mode	_	3.5	_	mA	
			Vcc = 3.3 V, Internal frequency 3 MHz, At timer mode	_	1	_	mA						
	Іссн		Ta = +25 °C, At Stop mode	_	1	_	μΑ						
Input capacitance	CIN	Other than Vcc and Vss	_		5	15	pF						
Pull-up resistor	Rup	RST	_	25	50	100	kΩ						


Note: P60 to P67 are N-ch open-drain pins usually used as CMOS.


4. AC Characteristics

(1) Clock input timing


(Ta = -40 °C to +85 °C, Vcc = 3.3 V
$$\pm$$
 0.3 V, Vss = 0.0 V)

Parameter	Sym- bol	Pin name	Value			Unit	Remarks
			Min	Тур	Max	Oilit	i/Giliai N3
Clock frequency	fсн	X0, X1	_	6		MHz	External crystal oscillation
			6		24	MHz	External clock input
Clock cycle time	t HCYL	X0, X1	_	166.7		ns	External crystal oscillation
			166.7	_	41.7	ns	External clock input
Input clock pulse width	Pwh PwL	X0	10		_	ns	A reference duty ratio is 30% to 70%.
Input clock rise time and fall time	tcr tcf	X0		_	5	ns	At external clock
Internal operating clock frequency	fсР	_	3	_	24	MHz	At main clock is used
Internal operating clock cycle time	t CP	_	42	_	333	ns	At main clock is used





The AC standards provide that the following measurement reference voltages.




(2) Reset

$$(Vcc = 3.3 \text{ V} \pm 0.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ TA} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$$

Parameter	Sym- Pin Condi- Value		Value	/alue		Value		Remarks
rarameter	bol	bol name tions Min Max		Max	Unit	Kemarks		
Reset input time	t RSTL	RST	_	500	_	ns	At normal operating, At time base timer mode, At main sleep mode, At PLL sleep mode	
				Oscillation time of oscillator* + 500 ns	_	μs	At stop mode	

* : Oscillation time of oscillator is the time that the amplitude reaches 90 %. It takes several milliseconds to several dozens of milliseconds on a crystal oscillator, several hundreds of microseconds to several milliseconds on a FAR/ceramic oscillator, and 0 milliseconds on an external clock.




(3) Power-on reset

 $(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 3.3 \, \text{V} \pm 0.3 \, \text{V}, \, \text{Vss} = 0.0 \, \text{V})$


Parameter	Symbol	Pin name	Condi-	Val	lue	Unit	Remarks
raiailletei	Syllibol	Finitianie	tions	Min	Max	Oilit	Remarks
Power supply rising time	t R	Vcc		_	30	ms	
Power supply shutdown time	toff	Vcc	—	1	_	ms	For repeated operation

Notes: • Vcc must be lower than 0.2 V before the power supply is turned on.

- The above standard is a value for performing a power on reset.
- In the device, there are internal registers which is initialized only by a power-on reset. When the initial ization of these items is expected, turn on the power supply according to the standards.



Sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during operation as illustrated below, voltage fluctuation should be minimized so that the voltage rises as smoothly as possible. When raising the power, do not use PLL clock. However, if voltage drop is 1 V/s or less, use of PLL clock is allowed during operation.




(4) UART0, UART1 I/O extended serial timing

(T_A = -40 °C to +85 °C, Vcc = 3.3 V \pm 0.3 V, Vss = 0.0 V)

Parameter	Sym- Pin name		Conditions	Val	ue	Unit	Remarks
Farameter	bol	Fili liaille	Conditions	Min	Max	Oilit	Remarks
Serial clock cycle time	tscyc	SCKx		8 tcp	_	ns	
$SCK \downarrow \to SOT$ delay time	t sLov	SCKx SOTx	Internal shiftc lock	- 80	80	ns	
Valid SIN → SCK ↑	t ıvsH	SCKx SINx	Mode output pin is $C_L = 80 \text{ pF} + 1 \text{ TTL}$	100		ns	
SCK ↑ → valid SIN hold time	t shix	SCKx SINx		60		ns	
Serial clock H pulse width	t shsl	SCKx, SINx		4 tcp	_	ns	
Serial clock L pulse width	t slsh	SCKx, SINx		4 tcp		ns	
$SCK \downarrow \to SOT$ delay time	t sLov	SCKx SOTx	External shift clock Mode output pin is		150	ns	
Valid SIN → SCK ↑	t ıvsh	SCKx SINx	C _L = 80 pF + 1 TTL	60		ns	
SCK ↑ → valid SIN hold time	t shix	SCKx SINx		60		ns	

Notes: • AC rating in CLK synchronous mode.


- C_L is a load capacitance value on pins for testing.
- tcp is the machine cycle period (unit : ns) .



(5) I²C timing

(Vcc = 3.3 V \pm 0.3 V, Vss = 0.0 V, TA = -40 °C to +85 °C)


	Ī I	Ī	ī	`		1	
Parameter	Sym-	Pin	Condi-	Value		Unit	Remarks
i di dilletei	bol	name	tions	Min	Max	Oint	Kemarks
SCL clock frequency	fscL	_		0	100	kHz	
Bus-free time between stop and start conditions	t BUS	_		4.7		μs	
Hold time (resend) start	t hdsta			4.0	_	μs	The first clock pulse is generated immediately after the period.
SCL clock "L" status hold time	tLow	_		4.7	_	μs	
SCL clock "H" status hold time	t HIGH	_		4.0	_	μs	
Resend start condition setup time	t susta			4.7	_	μs	
Data hold time	t HDDAT	_		0	_	μs	
Data set-up time	t SUDAT	_		40	_	ns	
SDA and SCL signal rise time	t R	_		_	1000	ns	
SDA and SCL signal fall time	t⊧	_		_	300	ns	
Stop condition setup time	t susto			4.0		μs	



(6) Timer Input Timing

$$(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 3.3 \, \text{V} \pm 0.3 \, \text{V}, \, \text{Vss} = 0.0 \, \text{V})$$


Parameter	Symbol	Pin name	Condi-	Val	ue	Unit	Remarks
raiametei	Symbol	riii iiaiiie	tions	Min	Max	Ollic	Nemarks
Input pulse width	t тıwн t тıwL	PWC		4 tcp	_	ns	



(7) Timer output timing

$$(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 3.3 \, \text{V} \pm 0.3 \, \text{V}, \, \text{Vss} = 0.0 \, \text{V})$$


Parameter	Sym-	Pin name	Condi-	Val	lue	Unit	Remarks
i didilietei	bol		tions	Min	Max	Oilit	Remarks
CLK $\uparrow \rightarrow T_{\text{OUT}}$ change time PPG0 to PPG3 change time		PPGx	_	30	_	ns	



(8) Trigger Input Timing

$$(T_A = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{Vcc} = 3.3 \, \text{V} \pm 0.3 \, \text{V}, \, \text{Vss} = 0.0 \, \text{V})$$

Parameter	Symbol	Pin name	Condi-	Value		Unit	Remarks	
Farameter	Syllibol	Tilboi Fili fiame		Min	Max	Oilit	Remarks	
Input pulse width	t trgh	INTx		5 t CP	_	ns	At normal operating	
Imput puise width	t trgl	IINIX		1	_	μs	At Stop mode	




5. USB characteristics


(Ta = 0 °C to +70 °C, Vcc = 3.3 V \pm 0.3 V, Vss = 0.0 V)

Dorometer	Cumbal	Sym	Va	lue	Unit	Domorko
Parameter	Symbol	bol	Min	Max	Unit	Remarks
	Input High level voltage	VIH	2.0	_	V	
Input	Input Low level voltage	VIL	_	0.8	V	
characteristics	Differential input sensitivity	Vdi	0.2	_	V	
	Differential common mode range	Vсм	0.8	2.5	V	
	Output High level voltage	Vон	2.8	3.6	V	Іон = -200 μА
	Output Low level voltage	Vol	0.0	0.3	V	IoL = 2 mA
	Cross over voltage		1.3	2.0	V	
	Rise time	t FR	4	20	ns	Full Speed
Output	Nise time	t LR	75	300	ns	Low Speed
characteristics	Fall time	tff	4	20	ns	Full Speed
		t LF	75	300	ns	Low Speed
	Rising/falling time matching	t RFM	90	111.11	%	(Tfr/Tff)
	Trising/family unle matching	t RLM	80	125	%	(Tlr/Tlf)
	Output registance	ZDRV	28	44	Ω	Including Rs = 27 Ω


• Data signal timing (Full Speed)




• Data signal timing (Low Speed)



• Load condition (Full Speed)



• Load condition (Low Speed)





■ ORDERING INFORMATION


• MB90335 Series

Part number	Package	Remarks
MB90F337PFM MB90337PFM	64-pin plastic LQFP (FPT-64P-M09)	

■ PACKAGE DIMENSION







FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3353

Fax: +81-3-5322-3386 http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94088-3470, U.S.A.

Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fme.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741

Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fmal.fujitsu.com/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280 Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.