

=AIRCHIL

SEMICONDUCTOR

April 1988 Revised August 1999 '4F377 Octal D-Type Flip-Flop with Clock Enable

74F377 Octal D-Type Flip-Flop with Clock Enable

General Description

The 74F377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (CE) is LOW.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The $\overline{\text{CE}}$ input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.


Features

- Ideal for addressable register applications
- Clock enable for address and data synchronization applications
- Eight edge-triggered D-type flip-flops
- Buffered common clock
- See 74F273 for master reset version
- See 74F373 for transparent latch version
- See 74F374 for 3-STATE version

Ordering Code:

0		
Order Number	Package Number	Package Description
74F377SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F377SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F377PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" tot he ordering code.



.dzsc.com

74F377

Unit Loading/Fan Out

Dia Namas	Description	U.L.	Input I _{IH} /I _{IL}
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}
D ₀ –D ₇	Data Inputs	1.0/1.0	20 µA/0.6 mA
CE	Clock Enable (Active LOW)	1.0/1.0	20 µA/–0.6 mA
CP	Clock Pulse Input	1.0/1.0	20 µA/–0.6 mA
Q ₀ –Q ₇	Data Outputs	50/33.3	–1 mA/20 mA

Mode Select-Function Table


On another Made		Output		
Operating Mode	СР	CE	D _n	Q _n
Load "1"	~	I	h	Н
Load "0"	~	I	I	L
Hold	~	h	Х	No Change
(Do Nothing)	х	Н	Х	No Change

 ${\rm H}$ = HIGH Voltage Level ${\rm h}$ = HIGH Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition

L = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition<math>X = Inow Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition<math>X = Inmaterial

LOW-to-HIGH Clock Transition

Logic Diagram



Absolute Maximum Ratings(Note 1)

	-
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	–0.5V to V_{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature	
Supply Voltage	

74F377

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	V _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH 10% V _{CC} Voltage 5% V _{CC}	2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW 10% V _{CC} Voltage			0.5	V	Min	I _{OL} = 20 mA
I _{IH}	Input HIGH Current			5.0	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test			7.0	μΑ	Max	V _{IN} = 7.0V
Ι _{ΙL}	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Circuit Current	-60		-150	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \ \mu A$ All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current			3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{CCH} I _{CCL}	Power Supply Current		35 44	46 56	mA	Max	$CP = \checkmark$ $D_n = \overline{MR} = HIGH$


~	
~	
3	
ш	
4	
~	


AC Electrical Characteristics

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			C to +125°C +5.0V 50 pF	$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	130			85		105		MHz
t _{PLH}	Propagation Delay	3.0		7.0	2.0	8.5	2.5	7.5	
t _{PHL}	CP to Q _n	4.0		9.0	3.0	10.5	3.5	9.0	ns

AC Operating Requirements

Symbol		T _A = +25°C		$T_A = -55^{\circ}C$	$T_{A}=-55^{\circ}C \ to \ +125^{\circ}C$		$T_A = 0^{\circ}C$ to $+70^{\circ}C$	
	Parameter	V _{CC} =	+ 5.0V	$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		Units
		Min	Max	Min	Max	Min	Max	İ
t _S (H)	Setup Time, HIGH or LOW	3.0		3.5		3.0		
t _S (L)	D _n to CP	3.5		4.0		3.5		ns
t _H (H)	Hold Time, HIGH or LOW	0.5		1.0		0.5		ns
t _H (L)	D _n to CP	1.0		1.0		1.0		
t _S (H)	Setup Time, HIGH or LOW	4.1		4.0		4.1		
t _S (L)	CE to CP	3.5		5.0		4.0		ns
t _H (H)	Hold Time, HIGH to LOW	0.5		1.5		0.5		
t _H (L)	CE to CP	2.0		2.5		2.0		ns
t _W (H)	Clock Pulse Width,	6.0		5.0		6.0		ns
t _W (L)	HIGH or LOW	6.0		5.0		6.0		115





www.fairchildsemi.com