

INTEGRATED CIRCUITS







74F377A

FEATURES

- High impedance inputs for reduced loading (20µA in Low and High states)
- Ideal for addressable register applications
- Enable for address and data synchronization applications
- Eight edge-triggered D-type flip-flops
- Buffered common clock
- See 'F273A for Master Reset version
- See 'F373 for transparent latch version
- See 'F374 for 3–State version

DESCRIPTION

The 74F377A has 8 edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) input loads all flip-flops simultaneously when the Enable (E) input is Low.

The register is fully edge triggered. The state of each D input, one set-up time before the Low-to-High clock transition, is transferred to the corresponding flip-flop's Q output.

The $\overline{\mathsf{E}}$ input must be stable one setup time prior to the Low-to-High clock transition for predictable operation.

ТҮРЕ	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F377A	165MHz	29mA


ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _{amb} = 0°C to +70°C	PKG. DWG. #	
20-pin plastic DIP	N74F377AN	SOT146-1	
20-pin plastic SOL	N74F377AD	SOT163-1	


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0 – D7	Data inputs	1.0/0.033	20μΑ/20μΑ
CP	Clock pulse input (active rising edge)	1.0/0.033	20μΑ/20μΑ
Ē	Enable input (active–Low)	1.0/0.033	20μΑ/20μΑ
Q0 – Q7	Data outputs	50/33	1.0mA/20mA

PIN CONFIGURATION



LOGIC SYMBOL




Product specification

Octal D-type flip-flop with enable

74F377A

LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE

	INPUTS		OUTPUTS	OPERATING MODE
E	СР	Dn	Qn	
I	\uparrow	h	Н	Load "1"
I	\uparrow	Ι	L	Load "0"
h H	↑ X	X X	no change no change	Hold (do nothing)

H = High voltage level h = High voltage level one set-up time prior to the Low-to-High clock transition

Low voltage level =

Low voltage level one set-up time prior to the Low-to-High = clock transition Don't care


=

L

Т

X ↑ Low-to-High clock transition =

LOGIC DIAGRAM



74F377A

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	–0.5 to V _{CC}	V
I _{OUT}	Current applied to output in Low output state	40	mA
T _{amb}	Operating free air temperature range	0 to +70	°C
T _{stg}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER LIMITS			UNIT	
		MIN	NOM	MAX	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
VIL	Low-level input voltage			0.8	V
I _{lk}	Input clamp current			-18	mA
I _{OH}	High-level output current			-1	mA
I _{OL}	Low-level output current			20	mA
T _{amb}	Operating free air temperature range	0		+70	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMET	ER	TEST	TEST			LIMITS		
		CONDITIONS ¹		MIN	TYP ²	MAX			
		E & CP inputs	$V_{CC} = MIN, V_{IL} = 0.0V^3,$	±10%V _{CC}	2.5			V	
V _{OH}	High-level output voltage		$V_{IH} = 4.5 V^3$, $I_{OH} = MAX$	±5%V _{CC}	2.7	3.4		V	
		Other inputs	$V_{CC} = MIN, V_{IL} = MAX,$	±10%V _{CC}	2.5			V	
			$V_{IH} = MIN, I_{OH} = MAX$	±5%V _{CC}	2.7			V	
V _{OL}	Low-level output voltage		$V_{CC} = MIN, V_{IL} = MAX,$	±10%V _{CC}		0.35	0.50	V	
			$V_{IH} = MIN, I_{OL} = MAX$	±5%V _{CC}		0.35	0.50	V	
V _{IK}	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$			-0.73	-1.2	V	
I _I	Input current at maximum input	voltage	$V_{CC} = 0.0V, V_{I} = 7.0V$				100	μΑ	
Ι _{ΙΗ}	High-level input current		$V_{CC} = MAX, V_I = 2.7V$				20	μΑ	
۱ _{IL}	Low-level input current		$V_{CC} = MAX, V_I = 0.5V$				-20	μΑ	
I _{OS}	Short circuit output current ⁴		$V_{CC} = MAX$		-60		-150	mA	
I _{CC}	Supply current (total)	Іссн	V _{CC} = MAX			27	40	mA	
		I _{CCL}	$V_{CC} = MAX$			29	43	mA	

Notes to DC electrical characteristics

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$.

3. To reduce the effect of external noise during test. Special test conditions are not necessary for the '377A.

4. Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

74F377A


AC CHARACTERISTICS

			LIMITS					
SYMBOL	PARAMETER	WAVEFORM	ſ	amb = +25° V _{CC} = +5.0V C _L = 50pF R _L = 500Ω		C _L =	to +70°C .0V ±10% 50pF 500Ω	UNIT
			MIN	TYP	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	1	150	165		120		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Qn	1	3.0 4.5	5.0 6.5	8.0 9.0	2.5 4.0	9.0 10.5	ns

AC SETUP REQUIREMENTS


					LIMITS				
SYMBOL	PARAMETER	WAVEFORM	ŗ	- amb = +25° V _{CC} = +5.0V C _L = 50pF R _L = 500Ω	C /	V _{CC} = +5 C _L =	C to +70°C 5.0V ±10% 50pF 500Ω	UNIT	
			MIN	TYP	MAX	MIN	MAX		
t _s (H) t _s (L)	Setup time, High or Low Dn to CP	2	2.5 2.5			2.5 2.5		ns	
t _h (H) t _h (L)	Hold time, High or Low Dn to CP	2	1.0 0.0			1.0 0.0		ns	
t _s (H) t _s (L)	Setup time, High or Low \overline{E} to CP	2	3.0 4.0			3.0 4.5		ns	
t _h (H) t _h (L)	Hold time, High or Low \overline{E} to CP	2	0.0 0.0			0.0 0.0		ns	
t _w (H) t _w (L)	Clock Pulse width High or Low	1	4.0 4.0			5.0 4.0		ns	

AC WAVEFORMS



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width and Maximum Clock Frequency


 ${\rm NOTE:}$ For all waveforms, V_M = 1.5V. The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 2. Data and Enable Setup and Hold Times

74F377A

TEST CIRCUIT AND WAVEFORM





DIP20:


Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFERENCES				ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT146-1			SC603			-92-11-17- 95-05-24

74F377A

74F377A



Product specification

Octal D-type flip-flop with enable

74F377A

NOTES

74F377A

Data sheet status

Data sheet status	Product status	Definition ^[1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Document order number: Date of release: 10-98 9397-750-05121

Let's make things better.



