# DATA SHEET 74F3893 Quad futurebus backplane transceiver **Product specification** 1991 Jan 18 IC15 Data Handbook

INTEGRATED CIRCUITS







# 74F3893

### **FEATURES**

- Quad backplane transceiver
- Drives heavily loaded backplanes with equivalent load impedances down to 10 ohms
- Futurebus drivers sink 100mA
- Reduced voltage swing (1 volt) produces less noise and reduces power consumption
- High speed operation enhances performance of backplane buses and facilitates incident wave switching
- Compatible with IEEE 896 and IEEE 1194.1 Futurebus Standards
- Built-in precision band-gap (BG) reference provides accurate receiver thresholds and improved noise immunity
- Glitch-free power up/power down operation on all outputs
- Pin and function compatible with NSC DS3893

### DESCRIPTION

The 74F3893 is a quad backplane transceivers and is intended to be used in very high speed bus systems.

The 74F3893 interfaces to 'Backplane Transceiver Logic' (BTL). BTL features a reduced (1V to 2V) voltage swing for lower power consumption and a series diode on the drivers to reduce capacitive loading (< 5pF).

Incident wave switching is employed, therefore BTL propagation delays are short. Although the voltage swing is

### INPUT AND OUTPUT LOADING AND FAN OUT TABLE

much less for BTL, so is its receiver threshold region, therefore noise margins are excellent.

BTL offers low power consumption, low ground bounce, EMI and crosstalk, low capacitive loading, superior noise margin and low propagation delays. This results in a high bandwidth, reliable backplane.

The 74F3893 has four TTL outputs (Rn) on the receiver side with a common receiver enable input (RE). It has four data inputs (Dn) which are also TTL. These data inputs are NANDed with the data enable input (DE). The four I/O pins (bus side) are futurebus compatible, sink a minimum of 100mA, and are designed to drive heavily loaded backplanes with load impedances as low as 10 ohms. All outputs are designed to be glitch–free during power up and down.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT( TOTAL)
74F3893	3.0ns	55mA

### **ORDERING INFORMATION**

	ORDER CODE	
DESCRIPTION		PKG DWG #
	V <sub>CC</sub> = 5V ±10%, T <sub>amb</sub> = 0°C to +70°C	
20-pin PLCC	N74F3893A	SOT380-1


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0 – D3	Data inputs	1.0/0.067	20μΑ/40μΑ
DE	Data enable input	1.0/0.33	20μΑ/200μΑ
RE	Receiver enable input	1.0/0.067	20μΑ/40μΑ
I/O0 – I/O3	Bus inputs	5.0/0.033	100μΑ/20μΑ
I/O0 – I/O3	Bus outputs	OC/166.7	OC/100mA
R0 – R7	Receiver outputs	150/40	3mA/24mA

Notes to input and output loading and fan out table


One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low state. OC= Open collector.

# 74F3893


### **PIN CONFIGURATION**



### LOGIC SYMBOL



### **IEC/IEEE SYMBOL**



### **FUNCTION TABLE**

	NPUTS	6	INPUT/ OUT- PUT	OUT- PUT	OPERATING
DE	RE	Dn	l/On	Rn	MODE
Н	L	L	Н	L	Transmit to bus
Н	L	Н	L	Н	
Н	Н	Dn	Dn	Z	Receiver 3-state,
L	Н	Х	Н	Z	transmit to bus
L	L	Х	Н	L	Receive, I/On = inputs
L	L	¥	L	Н	


### Notes to function table

1. H = High voltage level

2. L = Low voltage level

3. X = Don't care
4. Z = High impedance "off" state

### LOGIC DIAGRAM



# 74F3893

### ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-1.5 to +6.5	V
V <sub>IN</sub>	Input voltage	-1.5 to +6.5	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in high output state	-0.5 to 5.5	V
I <sub>OUT</sub>	Current applied to output in low output state	200	mA
T <sub>amb</sub>	Operating free air temperature range	0 to +70	°C
T <sub>stg</sub>	Storage temperature range	–65 to +150	°C

### **RECOMMENDED OPERATING CONDITIONS**

				LIMITS							
SYMBOL	PARAMETER		MIN	NOM	MAX						
V <sub>CC</sub>	Supply voltage		4.5	5.0	5.5	V					
V <sub>IH</sub>	High–level input voltage	Dn, DE, RE	2.0	2.0							
V <sub>IL</sub>	Low-level input voltage				0.8	V					
I <sub>lk</sub>	Input clamp current	-			-18	mA					
V <sub>TH</sub>	Bus input threshold	I/On only	1.475	1.55	1.625	mA					
I <sub>OH</sub>	High-level output current	Rn only			-3	mA					
I <sub>OL</sub>	Low-level output current			100	mA						
T <sub>amb</sub>	Operating free air temperature range	Derating free air temperature									

# 74F3893

### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST			UNIT		
			CONDITIONS <sup>1</sup>		MIN	TYP <sup>2</sup>	MAX	
I <sub>OH</sub>	High–level output current	l/On	$V_{CC} = MAX, V_{IL} = MAX, V_{IH} = MI$	N, V <sub>OH</sub> = 1.5V		10	100	μA
V <sub>OH</sub>	High-level output voltage	Rn	$V_{CC} = MAX, V_{IL} = 1.3V, \overline{RE} = 0.8$	$V_{CC} = MAX, V_{IL} = 1.3V, \overline{RE} = 0.8V, I_{OH} = MAX$				
V <sub>OHB</sub>	High-level output bus voltage	l/On	$V_{CC}$ = MAX, Dn = DE = 0.8V, $V_T$ R <sub>T</sub> = 10 $\Omega$ , RE = 2.0V	2.5			V	
V <sub>OL</sub>	Low-level output voltage	Rn	$V_{CC} = MIN, V_{IN} = 1.8V, \overline{RE} = 0.8^{\circ}$	/, I <sub>OL</sub> = 6mA		0.35	0.5	V
V <sub>OLB</sub>	Low-level output	l/On	$Dn = DE = V_{IH}, I_{OL} = 100mA$		0.75	1.0	1.2	V
	bus voltage		$Dn = DE = V_{IH}, I_{OL} = 80mA$		0.75	1.0	1.1	V
V <sub>OCB</sub>	Driver output positive	l/On	V <sub>CC</sub> = MAX or 0V,	l/On = 1mA	1.9		2.9	V
	clamp voltage		Dn = DE = 0.8V, RE = 2.0V	I/On = 10mA	2.3		3.2	V
V <sub>IK</sub>	Input clamp voltage		V <sub>CC</sub> = MIN, I <sub>I</sub> =I <sub>IK</sub>	•		-0.73	-1.2	V
I <sub>I</sub>	Input current at maximum input	t voltage	$V_{CC} = MAX, V_I = 7.0V, DE = \overline{RE}$	= Dn = V <sub>CC</sub>			100	μΑ
I <sub>IH</sub>	High–level input current	Dn, RE, DE	V <sub>CC</sub> = MAX, DE = <del>RE</del> = Dn =5.5\	/			20	μA
I <sub>IHB</sub>	High–level I/O bus current (power off)	l/On	V <sub>CC</sub> = 0V, Dn = DE = 0.8V, I/On =	=1.2V, RE = 0V			100	μA
IIL	Low-level input current	Dn, RE	$V_{CC} = MAX, V_I = 0.5V, DE = 4.5V$				-40	μA
		DE	$V_{CC} = MAX, V_{I} = 0.5V, Dn = 4.5V$				-200	μΑ
I <sub>ILB</sub>	Low-level I/O bus current (power on)	l/On	$\frac{V_{CC}}{RE} = MAX$ , Dn = DE = 0.8V, I/O	-20		20	μA	
I <sub>OZH</sub>	Off-state output current, high-level voltage applied	Rn	$V_{CC} = MAX, V_I = 2.7V, \overline{RE} = 2V$			20	μA	
I <sub>OZL</sub>	Off-state output current, low-level voltage applied		$V_{CC} = MAX, V_I = 0.5V, \overline{RE} = 2V$			-20	μA	
I <sub>OS</sub>	Short circuit output current <sup>3</sup>	Rn	V <sub>CC</sub> = MAX	-60		-150	mA	
I <sub>CC</sub>	Supply current <sup>4</sup> (total)		$V_{CC} = MAX, (\overline{RE} = V_{IH} \text{ or } V_{IL})$			55	80	mA

Notes to DC electrical characteristics

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V<sub>CC</sub> = 5V,  $T_{amb}$  = 25°C.

Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

# 74F3893

			LIMITS								
SYMBOL	PARAMETER	TEST CONDITION	v.	<sub>mb</sub> = +25 <sub>CC</sub> = +5.0 0pF,  R <sub>T</sub>	V	T <sub>amb</sub> = 0°0 V <sub>CC</sub> = +5. C <sub>D</sub> = 50pF,	UNIT				
			MIN	TYP	MAX	MIN	MAX				
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Dn to I/On	Waveform 1	1.0 1.5	2.0 3.0	5.0 5.5	1.0 1.5	5.5 6.0	ns			
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay DE to I/On	Waveform 1	1.0 1.5	2.0 3.0	4.5 5.5	1.0 1.5	5.5 6.0	ns			
t <sub>TLH</sub> t <sub>THL</sub>	Dn to I/O transition time 10% to 90%, 90% to 10%	Waveform 1	1.0 1.0		4.0 4.0	1.0 1.0	5.0 5.0	ns			
t <sub>sk(o)</sub>	Skew between drivers in same package			1.0				ns			

### AC ELECTRICAL CHARACTERISTICS FOR DRIVER AND DRIVER ENABLE

### AC ELECTRICAL CHARACTERISTICS FOR RECEIVER


			LIMITS								
			Ta	<sub>mb</sub> = +25	°C	$T_{amb} = 0^{\circ}C$	C to +70°C				
SYMBOL PARAMETER		TEST		<sub>CC</sub> = +5.0		V <sub>CC</sub> = +5.	UNIT				
		CONDITION	$C_L = 50 pF, R_L = 1 k\Omega$			C <sub>L</sub> = 50pF,					
			MIN	TYP	MAX	MIN	MAX				
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay I/On_to Rn	Waveform 2	1.0 2.0 4		4.5 7.5	1.0 3.6	5.5 8.5	ns			

### AC ELECTRICAL CHARACTERISTICS FOR RECEIVER ENABLE


			A PORT LIMITS								
SYMBOL	PARAMETER	TEST	v.	<sub>mb</sub> = +25 <sub>CC</sub> = +5.0	V	V <sub>CC</sub> = +5.	C to +70°C 0V ± 10%	UNIT			
		CONDITION	$C_L = 50 pF, R_L$		<b>500</b> Ω	C <sub>L</sub> = 50pF,	$R_L = 500\Omega$				
			MIN	TYP	MAX	MIN	MAX				
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to high or low level, $\overline{\text{RE}}$ to Rn	Waveform 3, 4	1.5 2.5	3.0 4.0	5.5 7.0	1.5 2.0	6.0 7.5	ns			
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from high or low level, $\overline{\text{RE}}$ to Rn	Waveform 3, 4	1.5 1.5	3.0 3.0	5.5 5.5	1.0 1.0	6.5 6.0	ns			

# 74F3893


### **AC WAVEFORMS**




### Waveform 1. Propagation delay for driver



Waveform 2. Propagation delay for receiver



Waveform 3. 3-state output enable time to high level and output disable time from high level



Waveform 4. 3-state output enable time to low level and output disable time from low level

### Notes to AC waveforms


1. For all waveforms,  $V_M = 1.5V$ .

**TEST CIRCUITS AND WAVEFORMS** 

2. The shaded areas indicate when the input is permitted to change for predictable output performance.

### SWITCH POSITION SWITCH TEST 90% VCC NEGATIVE closed t<sub>PLZ</sub>, t<sub>PZL</sub> ٧м -0 7.0V PULSE All other open 10% Ş RL VOUT VIN tTHL (tf) PULSE D.U.T. GENERATOR ≷ ₹ RT $c_{\mathsf{L}}$ RL





POSITIVE PULSE $V_M$ $V_M$ $V_M$ $U_W$ $U$												
Input pulse definition												
INPUT PULSE REQUIREMENTS												
family	amplitude	Low V	V <sub>M</sub>	rep. rate	tw	t <sub>TLH</sub>	t <sub>THL</sub>					
D port	3.0V	0.0V	1.5V	1MHz	500ns	2.5ns	2.5ns					

1.5V

1.0V

1MHz

500ns

4.0ns

### Test circuit for outputs on I/O port

### DEFINITIONS:

- R<sub>L</sub> = Load resistor; see AC electrical characteristics for value.
- C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

I/O port

2.0V

- $R_U =$  Pull up resistor; see AC Electrical Characteristics for value.
- C<sub>D</sub> = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

SF00581

4.0ns

AMP (V)

Low V


90%

٧N

10%

tTLH (tr)

### PLCC20: plastic leaded chip carrier; 20 leads




U	NIT	Α	A <sub>1</sub> min.	Α3	A <sub>4</sub> max.	bp	b <sub>1</sub>	D <sup>(1)</sup>	E <sup>(1)</sup>	е	е <sub>D</sub>	еE	HD	Η <sub>E</sub>	k	Lp	v	w	У	Z <sub>D</sub> <sup>(1)</sup> max.	ZE <sup>(1)</sup> max.	β	
r	nm	4.57 4.19	0.51	0.25	3.05	0.53 0.33	0.81 0.66	9.04 8.89	9.04 8.89	1.27	8.38 7.37	8.38 7.37	10.03 9.78	10.03 9.78	1.22 1.07	1.44 1.02	0.18	0.18	0.10	2.16	2.16	45 <sup>0</sup>	
in	ches	0.180 0.165	0.020	0.01			0.032 0.026			0.05	0.330 0.290	0.330 0.290	0.395 0.385	0.395 0.385	0.048 0.042	0.057 0.040	0.007	0.007	0.004	0.085	0.085	45	

### Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT380-1		MO-047AA				<del>-95-02-25</del> 97-12-16



74F3893

SOT380-1

# 74F3893

NOTES

# 74F3893

### Data sheet status

Data sheet status	Product status	Definition <sup>[1]</sup>
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Document order number: Date of release: 10-98 9397-750-05206

Let's make things better.





