# DATA SHEET 74F393 Dual 4-bit binary ripple counter **Product specification** 1988 Nov 01 IC15 Data Handbook

INTEGRATED CIRCUITS







# 74F393


#### **FEATURES**

- Two 4-bit binary counters
- Two Master Resets to clear each 4-bit counter individually

#### DESCRIPTION

The 74F393 is a Dual Ripple Counter with separate Clock ( $\overline{CP}_n$ ) and Master Reset (MR) inputs to each counter. The two counters are identified by the "a" and "b" suffixes in the pin configuration. The operation of each half of the 74F393 is the same. The counters are triggered by a High-to-Low transition of the Clock ( $\overline{CP}_a$  and  $\overline{CP}_b$ ) inputs. The counter outputs are internally connected to provide Clock inputs to succeeding stages. The outputs of the ripple counter do not change synchronously and should not be used for high speed address decoding. The Master Resets (MR<sub>a</sub> and MR<sub>b</sub>) are active High asynchronous inputs; one for each 4-bit counter. A High level in the MR input overrides the Clock and sets the outputs Low.

#### **PIN CONFIGURATION**



TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (TOTAL)
74F393	125MHz	40mA

### **ORDERING INFORMATION**


DESCRIPTION	$\begin{array}{l} \text{COMMERCIAL RANGE} \\ \text{V}_{CC} = 5\text{V} \pm 10\%, \\ \text{T}_{amb} = 0^{\circ}\text{C to } + 70^{\circ}\text{C} \end{array}$	PKG DWG #
14-pin plastic DIP	N74F393N	SOT27-1
14-pin plastic SO	N74F393D	SOT108-1

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
CP <sub>a</sub> , CP <sub>b</sub>	CPa, CPb Clock inputs		20µA/0.6mA
MR <sub>a</sub> , MR <sub>b</sub>	Master Reset inputs	1.0/1.0	20µA/0.6mA
Q <sub>na</sub> – Q <sub>nb</sub> Data outputs		50/33.3	1.0mA/20mA

NOTE: One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.

#### LOGIC SYMBOL




### **IEC/IEEE SYMBOL (IEEE/IEC)**



## 74F393

#### LOGIC DIAGRAM



COUNT		OUTI	PUTS	
COUNT	Q <sub>0n</sub>	Q <sub>1n</sub>	Q <sub>2n</sub>	Q <sub>3n</sub>
0	L	L	L	L
1	н	L	L	L
2	L	Н	L	L
3	н	н	L	L
4	L	L	Н	L
5	н	L	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	н	L	L	Н
10	L	Н	L	Н
11	Н	Н	L	Н
12	L	L	Н	Н
13	н	L	Н	Н
14	L	н	Н	н
15	н	Н	Н	Н

H = High voltage level transition L = Low voltage level

**FUNCTION TABLE** 

#### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	–0.5 to $V_{CC}$	V
I <sub>OUT</sub>	Current applied to output in Low output state	40	mA
T <sub>amb</sub>	Operating free-air temperature range	0 to +70	°C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C

## **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	DADAMETED		UNIT		
STMBOL	PARAMETER	MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			0.8	V
I <sub>IK</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-1	mA
I <sub>OL</sub>	Low-level output current			20	mA
T <sub>amb</sub>	Operating free-air temperature range	0		70	°C

74F393

#### **DC ELECTRICAL CHARACTERISTICS**

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIO			LIMITS		UNIT
STWBUL	FARAINETER	PARAMETER		<b>JN3</b> .	MIN	TYP <sup>2</sup>	MAX	UNIT
		$V_{CC} = MIN, V_{IL} = MAX$	±10%V <sub>CC</sub>	2.5			V	
V <sub>OH</sub>	High-level output voltage		$V_{IH} = MIN, I_{OH} = MAX$	±5%V <sub>CC</sub>	2.7	3.4		v
V	Low-level output voltage		$V_{CC} = MIN, V_{IL} = MAX$	±10%V <sub>CC</sub>		0.30	0.50	V
V <sub>OL</sub>			$V_{IH} = MIN, I_{OL} = MAX$	±5%V <sub>CC</sub>		0.30	0.50	v
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$			-0.73	-1.2	V
I <sub>I</sub>	Input current at maximum input	voltage	$V_{CC} = MAX, V_I = 7.0V$				100	μΑ
I <sub>IH</sub>	High-level input current		$V_{CC} = MAX, V_I = 2.7V$				20	μΑ
I <sub>IL</sub>	Low-level input current		$V_{CC} = MAX, V_I = 0.5V$				-0.6	mA
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>		V <sub>CC</sub> = MAX		-60		-150	mA
	Supply ourrest (total)	I <sub>CCH</sub>				25	36	mA
ICC	Supply current (total)	I <sub>CCL</sub>	$V_{CC} = MAX$			42	58	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 2. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = 25^{\circ}C$ .

Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting 3. of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

#### AC ELECTRICAL CHARACTERISTICS

					LIM	ITS		
SYMBOL PARAMETER		TEST CONDITION	T <sub>a</sub>	/ <sub>CC</sub> = +5\ <sub>mb</sub> = +25 0pF, R <sub>L</sub> =	°C	V <sub>CC</sub> = +5 T <sub>amb</sub> = 0°C C <sub>L</sub> = 50pF,	C to +70°C	UNIT
			MIN	ТҮР	MAX	MIN	MAX	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	100	130		100		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CPn to Q0a or Q0b	Waveform 1	3.5 5.0	5.5 7.0	8.0 10.0	3.5 5.0	9.0 10.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CPn to Q1a, Q1b	Waveform 1	5.0 7.5	7.0 9.5	10.0 12.0	4.5 7.0	13.0 13.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CPn to Q2a, Q2b	Waveform 1	8.0 9.5	10.0 11.5	13.0 14.5	7.0 9.0	15.0 15.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CPn to Q3a, Q3b	Waveform 1	10.5 12.0	12.5 14.0	15.5 16.5	10.0 11.5	17.0 17.5	ns
t <sub>PHL</sub>	Propagation delay MR to Qna, Qnb	Waveform 2	4.0	6.0	9.0	4.0	9.0	ns


## 74F393

#### **AC SETUP REQUIREMENTS**


					LIM	ITS		
SYMBOL	PARAMETER	TEST CONDITION	۷ T <sub>ai</sub> C <sub>L</sub> = 5	/ <sub>CC</sub> = +5\ <sub>mb</sub> = +25 0pF, R <sub>L</sub> =	/ °C ⊧ 500Ω	V <sub>CC</sub> = +5 T <sub>amb</sub> = 0°0 C <sub>L</sub> = 50pF,	V ± 10% C to +70°C R <sub>L</sub> = 500Ω	UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>W</sub> (H) t <sub>W</sub> (L)	CPn Pulse width High or Low	Waveform 1	4.5 3.5			5.0 4.0		ns
t <sub>W</sub> (H)	MR Pulse width High	Waveform 2	3.5			4.5		ns
t <sub>REC</sub>	Recovery time MR to CPn	Waveform 2	2.5			3.0		ns

#### AC WAVEFORMS

For all waveforms,  $V_M = 1.5V$ .




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency






#### **TEST CIRCUIT AND WAVEFORMS**






- R<sub>L</sub> = Load resistor;
- see AC ELECTRICAL CHARACTERISTICS for value. C<sub>L</sub> = Load capacitance includes jig and probe capacitance;
- see AC ELECTRICAL CHARACTERISTICS for value.  $R_T$  = Termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.



#### Input Pulse Definition

family	INP	UT PU	LSE REQU		тѕ	
family	amplitude	V <sub>M</sub>	rep. rate	tw	t <sub>TLH</sub>	t <sub>THL</sub>
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns



## DIP14:


Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT27-1	050G04	MO-001AA			<del>-92-11-17</del> 95-03-11	

Product specification

74F393



1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFEF	RENCES	EUROPEAN		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT108-1	076E06S	MS-012AB			<del>-95-01-23</del> 97-05-22	
SOT108-1	076E06S	MS-012AB				

74F393

## 74F393

#### Data sheet status

Data sheet status	Product status	Definition <sup>[1]</sup>
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Document order number: Date of release: 10-98 9397-750-05125

Let's make things better.





