

INTEGRATED CIRCUITS

Product specification Supersedes data of 1989 May 11 IC15 Data Handbook 1999 Jan 08







#### **Product specification**

### 74F533,\* 74F534

74F533 Octal Transparent Latch, Inverting (3-State) 74F534 Octal D Flip-Flop, Inverting (3-State)

#### **FEATURES**

- 8-bit positive edge-triggered register 74F534
- 3-State inverting output buffers
- Common 3-State Output register
- Independent register and 3-State buffer operation

#### DESCRIPTION

The 74F533 is an octal transparent latch coupled to eight 3-State output buffers. The two sections of the device are controlled independently by Enable (E) and Output Enable ( $\overline{OE}$ ) control gates.

The data on the D inputs is transferred to the latch outputs when the Enable (E) input is High. The latch remains transparent to the data input while E is High and stores the data that is present one setup time before the High-to-Low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable ( $\overline{OE}$ ) controls all eight 3-State buffers independent of the latch operation. When  $\overline{OE}$  is Low, the latched or transparent data appears at the outputs. When  $\overline{OE}$  is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

The 74F534 is an 8-bit edge-triggered register coupled to eight 3-State output buffers. The two sections of the device are controlled independently by the Clock (CP) and Output Enable ( $\overline{\text{OE}}$ ) control gates.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop's  $\overline{Q}$  output.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. The active Low Output Enable ( $\overline{OE}$ ) controls all eight 3-State buffers independent of the latch operation. When  $\overline{OE}$  is Low, the latched or transparent data appears at the outputs. When  $\overline{OE}$  is High, the outputs are in high impedance "off" state, which means they will neither drive nor load the bus.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F533	5.5ns	41mA

TYPE	TYPICAL f <sub>MAX</sub>	TYPICAL SUPPLY CURRENT (TOTAL)
74F534	165MHz	51mA

#### **ORDERING INFORMATION**

DESCRIPTION	COMMERCIAL RANGE V <sub>CC</sub> = 5V ±10%, T <sub>amb</sub> = 0°C to +70°C	PKG DWG #		
20-Pin Plastic DIP	N74F534N	SOT146-1		
20-Pin Plastic SOL	N74F534D	SOT163-1		

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0 - D7	Data inputs	1.0/1.0	20µA/0.6mA
E (74F533)	Enable input (active High)	1.0/1.0	20µA/0.6mA
OE	Output Enable input (active Low)	1.0/1.0	20µA/0.6mA
CP (74F534)	Clock Pulse input (active rising edge)	1.0/1.0	20µA/0.6mA
<u>Q</u> 0 - <u>Q</u> 7	Data outputs	150/40	3.0mA/24mA

#### Product specification


## 74F533,\* 74F534

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20µA in the High state and 0.6mA in the Low state.


#### **PIN CONFIGURATION – 74F533**




#### **PIN CONFIGURATION – 74F534**




#### LOGIC SYMBOL - 74F533




### LOGIC SYMBOL (IEEE/IEC) – 74F533



LOGIC SYMBOL - 74F534




#### LOGIC SYMBOL (IEEE/IEC) – 74F534




### 74F533,\* 74F534

#### LOGIC DIAGRAM - 74F533



#### LOGIC DIAGRAM - 74F534



#### FUNCTION TABLE - 74F533

	INPUTS		INTERNAL	OUTPUTS	OPERATING MODES		
ŌE	Ē	Dn	REGISTER	$\overline{\mathbf{Q}}0 - \overline{\mathbf{Q}}7$	OFERATING MODES		
L	Н	L	L	Н	Load and read register		
L	Н	Н	Н	L	Load and read register		
L	$\downarrow$	I	L	Н	Enable and read register		
L	$\downarrow$	h	Н	L	Enable and read register		
L	L	Х	NC	NC	Hold		
Н	L	Х	NC	Z	Dischle sutnuts		
Н	Н	Dn	Dn	Z	Disable outputs		

H = High voltage level h = High voltage level one setup time prior to the High-to-Low E transition

L = Low voltage level

= Low voltage level one setup time prior to the High-to-Low E transition 1

NC= No change

X = Don't careZ = High impedance "off" state

 $\downarrow$ = High-to-Low E transition

# 74F533,\* 74F534

#### FUNCTION TABLE - 74F534

	INPUTS		INTERNAL	OUTPUTS	OPERATING MODES			
OE	СР	Dn	REGISTER	$\overline{\mathbf{Q}}0 - \overline{\mathbf{Q}}7$	OPERATING MODES			
L	$\uparrow$	I	L	Н	Lood and read register			
L	$\uparrow$	h	Н	L	Load and read register			
L	÷	Х	NC	NC	Hold			
н	Ŷ	Х	NC	Z	Disable sutrute			
Н	$\uparrow$	Dn	Dn	Z	Disable outputs			

H = High voltage level

h = High voltage level one setup time prior to the Low-to-High clock transition

L = Low voltage level

I = Low voltage level one setup time prior to the Low-to-High clock transition

NC= No change

X = Don't care

 $\begin{array}{l} \uparrow \\ = & \text{High impedance "off" state} \\ \uparrow \\ = & \text{Low-to-High clock transition} \\ \uparrow \\ = & \text{Not a Low-to-High clock transition} \end{array}$ 

#### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5.0	mA
V <sub>OUT</sub>	Voltage applied to output in High output state	-0.5 to +V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in Low output state	48	mA
T <sub>amb</sub>	Operating free-air temperature range	0 to +70	°C
T <sub>stg</sub>	Storage temperature	-65 to +125	°C

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER		UNIT			
STWBUL	PARAMEIER	MIN	NOM	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V	
V <sub>IH</sub>	High-level input voltage	2.0			V	
V <sub>IL</sub>	Low-level input voltage			0.8	V	
I <sub>IK</sub>	Input clamp current			-18	mA	
I <sub>OH</sub>	High-level output current			-3	mA	
I <sub>OL</sub>	Low-level output current			24	mA	
T <sub>amb</sub>	Operating free-air temperature range	0		70	°C	

### 74F533,\* 74F534

#### **DC ELECTRICAL CHARACTERISTICS**

(Over recommended operating free-air temperature range unless otherwise noted.)

CYMDOI	DADAMETED	TEST OG		1		LINUT			
SYMBOL	PARAMETER		TEST CO	MIN	TYP <sup>2</sup>	MAX	UNIT		
V			V <sub>CC</sub> = MIN, V <sub>IL</sub> =	MAX,	±10%V <sub>CC</sub>	2.4			V
V <sub>OH</sub>	High-level output voltage	;	$V_{IH} = MIN, I_{OH} =$	MAX	±5%V <sub>CC</sub>	2.7	3.3		V
M			V <sub>CC</sub> = MIN, V <sub>IL</sub> =	MAX,	±10%V <sub>CC</sub>		0.35	0.50	V
V <sub>OL</sub>	Low-level output voltage		$V_{IH} = MIN, I_{OL} = MAX$		±5%V <sub>CC</sub>		0.35	0.50	V
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = N$		-0.73	-1.2	V		
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MA			100	μΑ			
I <sub>IH</sub>	High-level input current		$V_{CC} = MA$	X, V <sub>I</sub> = 2.7	V			20	μA
IIL	Low-level input current		$V_{CC} = MAX, V_I = 0.5V$					-0.6	mA
I <sub>OZH</sub>	Off-state output current, High-level voltage applie	d	V <sub>CC</sub> = MA	X, V <sub>O</sub> = 2.7	V			50	μΑ
I <sub>OZL</sub>	Off-state output current, Low-level voltage applied		$V_{CC} = MAX, V_O = 0.5V$					-50	μΑ
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>		V <sub>CC</sub> = MAX			-60		-150	mA
	74F533			0E=4.5V	OE=4.5V, Dn=E=GND		41	61	mA
lcc	Supply current (total)	74F534	$V_{CC} = MAX$	OE=4.5V, Dn=GND			51	86	mA

#### NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 2. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = 25^{\circ}C$ . 3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

#### **AC ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	TEST CONDITIONS	T <sub>amb</sub> = +25°C V <sub>CC</sub> = +5V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			T <sub>amb</sub> = 0°C V <sub>CC</sub> = +5 C <sub>L</sub> = 50pF,	UNIT		
				MIN	ТҮР	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Dn to Qn		Waveform 2	4.0 3.0	6.0 4.5	8.5 7.0	4.0 3.0	9.5 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay E to Qn	74F533	Waveform 3	5.0 3.0	6.5 4.5	9.5 7.0	5.0 3.0	10.0 8.0	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable time to High or Low level	74533	Waveform 6 Waveform 7	2.0 2.0	4.5 5.0	7.0 7.0	2.0 2.0	8.0 8.0	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable time from High or Low level		Waveform 6 Waveform 7	2.0 2.0	3.5 3.0	6.0 5.5	2.0 2.0	7.0 6.5	ns
f <sub>MAX</sub>	Maximum Clock frequency		Waveform 1	150	165		135		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Qn		Waveform 1	3.0 3.0	4.5 4.5	7.0 7.0	2.5 2.5	7.5 7.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable time to High or Low level	74F534	Waveform 6 Waveform 7	2.0 2.0	4.5 5.0	7.5 7.5	2.0 2.0	8.5 8.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable time from High or Low level		Waveform 6 Waveform 7	2.0 2.0	3.5 3.5	6.5 5.5	2.0 2.0	7.5 6.5	ns

# 74F533,\* 74F534


#### AC SETUP REQUIREMENTS

SYMBOL	PARAMETER		TEST CONDITIONS	Т <sub>.</sub> С <sub>L</sub> = 5	$T_{amb}$ = +25°C V <sub>CC</sub> = +5V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			$\begin{array}{l} {T_{amb}} = 0^{\circ}{C} \ to \ +70^{\circ}{C} \\ {V_{CC}} = +5.0V \pm 10\% \\ {C_{L}} = 50pF, \ R_{L} = 500\Omega \end{array}$		
				MIN	TYP	MAX	MIN	MAX		
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, Dn to E		Waveform 4	1.5 0			1.5 0		ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, Dn to E	74F533	Waveform 4	2.5 2.5			2.5 2.5		ns	
t <sub>w</sub> (H)	E Pulse width, High		Waveform 3	3.0			3.0		ns	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, Dn to CP		Waveform 5	2.0 2.0			2.5 2.5		ns	
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, Dn to CP	74F534	Waveform 5	0 0			0 0		ns	
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP pulse width, High or Low		Waveform 1	3.0 3.5			3.5 4.0		ns	


#### AC WAVEFORMS

For all waveforms,  $V_M = 1.5V$ 


The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 1. Propagation Delay, Clock and Enable Inputs to Output, Enable, Clock Pulse Widths, and Maximum Clock Frequency



Waveform 3. Propagation Delay, Enable Input to Output, and Enable Pulse Width



Waveform 2. Propagation Delay for Data to Output


#### Product specification

### 74F533,\* 74F534


#### **AC WAVEFORMS (Continued)**

For all waveforms, V<sub>M</sub> = 1.5V


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 4. Data Setup and Hold Times




Waveform 6. 3-State Output Enable Time to High Level and Output Disable Time from High Level











#### **TEST CIRCUIT AND WAVEFORM**


SF00777

UN	ŧТ	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
m	m	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
incl	hes	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

#### Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE REFERENCES				EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT146-1			SC603			<del>-92-11-17-</del> 95-05-24



74F533\*, 74F534

# 74F533\*, 74F534



REFERENCES OUTLINE

VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013AC				<del>-95-01-24</del> 97-05-22

# 74F533\*, 74F534

NOTES

#### Product specification

# 74F533\*, 74F534

#### Data sheet status

Data sheet status	Product status	Definition <sup>[1]</sup>
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.


**Philips Semiconductors** 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381

\* Discontinued part. Please see the Discontinued Product List.

© Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Document order number: Date of release: 10-98 9397-750-05132

Let's make things better.



4



Philips Semiconductors