

April 1988

Revised August 1999

### FAIRCHIL

SEMICONDUCTOR

# 74F563 **Octal D-Type Latch with 3-STATE Outputs**

#### **General Description**


The 74F563 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs.

This device is functionally identical to the 74F573, but has inverted outputs.

- **Features**
- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors ■ Functionally identical to 74F573

#### **Ordering Code:**

Order Number	Package Number	Package Description
74F563SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F563SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F563PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Reel, Specify	by appending the suffix letter "X" to the ordering code.



# 74F563

#### Unit Loading/Fan Out

Din Nomes	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
D <sub>0</sub> -D <sub>7</sub>	Data Inputs	1.0/1.0	20 µA/–0.6 mA	
LE	Latch Enable Input (Active HIGH)	1.0/1.0	20 µA/–0.6 mA	
OE	3-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA	
$\overline{O}_0 - \overline{O}_7$	3-STATE Latch Outputs	150/40 (33.3)	–3 mA/24 mA (20 mA)	

#### **Functional Description**


The 74F563 contains eight D-type latches with 3-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the  $D_{n}$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable (OE) input. When OE is LOW, the buffers are in the bi-state mode. When OE is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

#### **Function Table**

Inputs		Internal	Output	Function	
OE	LE	D	Q	0	
Н	Х	Х	Х	Z	High Z
н	н	L	Н	Z	High Z
н	н	н	L	Z	High Z
н	L	Х	NC	Z	Latched
L	н	L	Н	Н	Transparent
L	н	Н	L	L	Transparent
L	L	Х	NC	NC	Latched

H = HIGH Voltage Level L = LOW Voltage Level

Z = High Impedance NC = No Change



X = Immaterial

#### Absolute Maximum Ratings(Note 1)

Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated $I_{OL}$ (mA)

# Recommended Operating Conditions

Free Air Ambient Temperature	
Supply Voltage	

74F563

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5					I <sub>OH</sub> = -1 mA
	Voltage	10% V <sub>CC</sub>	2.4			v	Min	$I_{OH} = -3 \text{ mA}$
		5% V <sub>CC</sub>	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$
		5% V <sub>CC</sub>	2.7				$I_{OH} = -3 \text{ mA}$	
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 24 mA
Ι <sub>ΙΗ</sub>	Input HIGH Current				5.0	μΑ	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test				7.0	μΑ	Max	V <sub>IN</sub> = 7.0V
ICEX	Output HIGH Leakage Current				50	μΑ	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current				3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
IIL	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V
I <sub>OZH</sub>	Output Leakage Current				50	μΑ	Max	$V_{OUT} = 2.7V$
I <sub>OZL</sub>	Output Leakage Current				-50	μΑ	Max	$V_{OUT} = 0.5V$
los	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V
I <sub>ZZ</sub>	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = 5.25V$
I <sub>CCL</sub>	Power Supply Current			40	61	mA	Max	$V_0 = LOW$
I <sub>CCZ</sub>	Power Supply Current		l	40	61	mA	Max	V <sub>O</sub> = HIGH Z


က
ဖ
Ō
ШĽ.
4
N

#### **AC Electrical Characteristics**

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	3.5		8.5	3.0	10.5	3.0	9.5	
t <sub>PHL</sub>	$D_n$ to $\overline{O}_n$	2.5		6.5	2.0	7.5	2.0	7.0	ns
t <sub>PLH</sub>	Propagation Delay	4.5		9.5	4.0	11.0	4.0	10.5	
t <sub>PHL</sub>	LE to On	3.0		7.0	2.5	7.5	2.5	7.0	ns
t <sub>PZH</sub>	Output Enable Time	2.0		7.5	2.0	9.5	2.0	9.0	
t <sub>PZL</sub>		3.0		8.5	2.5	10.0	1.5	9.5	
t <sub>PHZ</sub>	Output Disable Time	1.5		5.5	1.5	7.0	1.5	6.5	ns
t <sub>PLZ</sub>		1.5		5.5	1.5	5.5	1.5	5.5	

## AC Operating Requirements

		<b>T</b> <sub>A</sub> =	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$		T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V		
Symbol	Parameter	V <sub>CC</sub> =							
		Min	Max	Min	Max	Min	Max		
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	2.0		2.0		2.0		50	
t <sub>S</sub> (L)	D <sub>n</sub> to LE	2.0		2.0		2.0		ns	
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	3.0		3.0		3.0			
t <sub>H</sub> (L)	D <sub>n</sub> to LE	3.0		3.0		3.0		ns	
t <sub>W</sub> (H)	LE Pulse Width, HIGH	4.0		4.0		4.0		ns	



74F563

