

DATA SHEET

74F569

4-bit bidirectional binary synchronous counter (3-State)

Product specification

1996 Jan 05

IC15 Data Handbook





74F569


FEATURES

- 4-bit bidirectional counting binary counter
- Synchronous counting and loading
- Look ahead carry capability for easy cascading
- Preset capability for programmable operation
- Master Reset (MR) overrides all other inputs
- Synchronous Reset (SR) overrides counting and parallel loading
- Clock Carry (CC) output to be used as a clock for flip-flops, register and counters
- 3-State outputs for bus organized systems

DESCRIPTION

The 74F569 is a fully synchronous Up/Down binary counter. It features preset capabilities for programmable operation, carry look ahead for programmable operation, carry look ahead for easy cascading, and U/\overline{D} input to control the direction of counting. For maximum flexibility there are both Synchronous and Master Reset inputs as well as both Clocked Carry (\overline{CC}) and Terminal Count (\overline{TC}) outputs. All state changes except Master Reset are initiated by rising edge of the clock. A High signal on the Output Enable (\overline{OE}) input forces the output buffers into the high impedance state but does not prevent counting, resetting or parallel loading.

PIN CONFIGURATION




TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F569	115MHz	40mA


ORDERING INFORMATION

	ORDER CODE		
DESCRIPTION	COMMERCIAL RANGE V_{CC} = 5V $\pm 10\%$, T_{amb} = 0°C to +70°C	PKG. DWG.#	
20-pin plastic DIP	N74F569N	SOT146-1	
20-pin plastic SO	N74F569D	SOT163-1	

LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



4-bit bidirectional binary synchronous counter (3-State)

74F569

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0 - D3	Parallel data inputs	1.0/1.0	20μA/0.6mA
CEP	Count Enable parallel input (active Low)	1.0/1.0	20μA/0.6mA
CET	Count Enable Trickle input (active Low)	1.0/2.0	20μA/1.2mA
СР	Clock input (active rising edge)	1.0/1.0	20μA/0.6mA
PE	Parallel Enable input (active Low)	1.0/2.0	20μA/1.2mA
U/D	Up/Down count control input	1.0/1.0	20μA/0.6mA
ŌĒ	Output Enable input	1.0/1.0	20μA/0.6mA
MR	Master Reset input (active Low)	1.0/1.0	20μA/0.6mA
SR	Synchronous Reset (active Low)	1.0/1.0	20μA/0.6mA
TC	Terminal count output (active Low)	50/33	1.0mA/20mA
CC	Clocked carry output (active Low)	50/33	1.0mA/20mA
Q0 - Q3	Data outputs	150/40	3.0mA/24mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20μA in the High state and 0.6mA in the Low state.

FUNCTIONAL DESCRIPTION

The 74F569 counts in the modulo-16 binary sequence. From state 0 (LLLL) it will increment to 15 in the up mode; in the down mode it will decrement from 15 to 0. The clock inputs of all flip-flops are driven parallel through a clock buffer. All state changes (except due to Master Reset) occur synchronously with the Low-to-High transition of the Clock Pulse (\overline{CP}) input.

The circuit has five fundamental modes of operation, in order of precedence: asynchronous reset, synchronous reset, parallel load, count and hold. Six control inputs—Master Reset (MR), Synchronous Reset (SR), Count Enable Trickle (CET), Parallel Enable (PE), Count Enable Parallel (CEP), and the Up/Down (U/D) input — determine the mode of operation, as shown in the Function Table.

A Low signal on $\overline{\text{MR}}$ overrides all other inputs and asynchronously forces the flip-flop Q outputs Low. A Low signal on $\overline{\text{SR}}$ overrides counting and parallel loading and allows the Q output to go Low on the next rising edge of CP. A Low signal on $\overline{\text{PE}}$ overrides counting and allows information on the parallel data (Dn) inputs to be loaded into the flip-flops on the next rising edge of CP. With $\overline{\text{MR}}$, $\overline{\text{SR}}$, and $\overline{\text{PE}}$ High, $\overline{\text{CEP}}$ and $\overline{\text{CET}}$ permit counting when both are Low. Conversely, a High signal on either $\overline{\text{CEP}}$ and $\overline{\text{CET}}$ inhibits counting.

The 74F569 uses edge-triggered flip-flops and changing the \overline{SR} , \overline{PE} , \overline{CEP} , \overline{CET} or U/\overline{D} inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed. Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (\overline{TC}) output is normally High and goes Low provided \overline{CET} is Low, when the counter reaches zero in the down mode, or reaches maximum 15 in the up mode

TC will then remain Low until a state change occurs by counting or presetting, or until U/D or CET is changed.

To implement synchronous multistage counters, the connections between the TC output and the CEP and CET inputs can provide either slow or fast carry propagation. Figure 1 shows the connections for a simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry look ahead connections in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from Max to Min in the up mode, or Min to Max in the down mode, to start its final cycle. Since this takes 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to $\overline{\text{TC}}$ delay of the first stage plus the $\overline{\text{CEP}}$ to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, register or counters.

For such applications, the Clocked Carry (\overline{CC}) output is provided. The \overline{CC} output is normally High. When \overline{CEP} , \overline{CET} , and \overline{TC} are Low, the \overline{CC} output will go Low, when the clock next goes Low and will stay Low until the clock goes High again; as shown in the \overline{CC} Function Table. When the Output Enable (\overline{OE}) is Low, the parallel data outputs Q0–Q3 are active and follow the flip-flop Q outputs. A High signal on \overline{OE} forces Q0–Q3 to the High impedance state but does not prevent counting, loading or resetting.

LOGIC EQUATIONS:
Count Enable=CEP×CET×PE
Up: TC=Q0×Q1×Q2×Q3×(Up)×CET
Down: TC=Q0×Q1×Q2×Q3×(Down)×CET

4-bit bidirectional binary synchronous counter (3-State)

74F569




Figure 1. Multistage Counter with Ripple Carry





Figure 2. Multistage Counter with Look-Ahead Carry

STATE DIAGRAM



CC FUNCTION TABLE

	INPUTS								
SR	PE	CEP	CET	TC*	СР	CC			
L	Х	Х	Х	Х	Х	Н			
Х	L	Х	Х	Х	Х	Н			
Х	Х	Н	Х	Х	Х	Н			
Х	Х	Х	Н	Х	Х	Н			
Х	Х	Х	Х	Н	Х	Н			
Н	Н	L	L	L	T	T			

 $* = \overline{TC}$ is generated internally

H = High voltage level

L = Low voltage level

K = Don't care

FUNCTION TABLE

			OPERATING MODE					
MR	SR	PE	CEP	CET	U/D	СР	OI ERATING MODE	
L	Х	Х	Х	Х	Х	Х	Asynchronous reset	
h	I	Х	Х	Х	Х	1	Synchronous reset	
h	h	I	Х	Х	Х	1	Parallel load	
h	h	h	I	I	h	1	Count Up (increment)	
h	h	h	I	I	I	1	Count Down (decrement)	
h	Н	Н	Н	Х	Х	Х	Hold (do nothing)	
h	Н	Н	Х	Н	Х	Х	Tible (do flottillig)	

H = High voltage level

h = High voltage level one setup time prior to the Low-to-High clock transition

L = Low voltage level


= Low voltage level one setup time prior to the Low-to-High clock transition

X = Don't care

↑ = Low-to-High clock transition

74F569

LOGIC DIAGRAM



4-bit bidirectional binary synchronous counter (3-State)

74F569

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT	
V _{CC}	Supply voltage	-0.5 to +7.0	V	
V _{IN}	Input voltage		-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA	
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V	
I	Current applied to output in Low output state	40	mA	
lout	Current applied to output in Low output state	48	mA	
T _{amb}	Operating free-air temperature range	0 to +70	°C	
T _{stg}	Storage temperature	-65 to +150	°C	

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		LIMITS				
STWIBUL	FARAWETER	PARAMETER					
V _{CC}	Supply voltage		4.5	5.0	5.5	V	
V _{IH}	High-level input voltage		2.0			V	
V _{IL}	Low-level input voltage				0.8	V	
I _{IK}	Input clamp current				-18	mA	
	Lligh level output output	TC, CC			-1	mA	
Іон	High-level output current			-3	mA		
1	Low lovel output ourrent	TC, CC			20	mA	
IOL	Low-level output current			24	mA		
T _{amb}	Operating free-air temperature range				70	°C	

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

		PARAMETER TEST CONDITIONS ^{NO TAG}								LIMITS		
SYMBOL	PARAMETER			TEST CONDITIONS ^{NO TAG}			MAX	UNIT				
V	High lovel output voltage		$V_{CC} = MIN, V_{IL} = MAX,$	±10%V _{CC}	2.4			V				
V _{OH}	High-level output voltage		$V_{IH} = MIN, I_{OH} = MAX$	±5%V _{CC}	2.7	3.3		V				
V	Low lovel output voltage		$V_{CC} = MIN, V_{IL} = MAX,$	±10%V _{CC}		0.35	0.50	V				
V_{OL}	Low-level output voltage		$V_{IH} = MIN, I_{OL} = MAX$	±5%V _{CC}		0.35	0.50	V				
V _{IK}	Input clamp voltage	Input clamp voltage				-0.73	-1.2	V				
I _I	Input current at maximum in	put current at maximum input voltage		$V_{CC} = MAX, V_I = 7.0V$			100	μΑ				
I _{IH}	High-level input current		$V_{CC} = MAX, V_I = 2.7V$				20	μΑ				
	Low lovel input current	Others	\/ MAY \/ 0.5\/				-0.6	mA				
ŀι∟	Low-level input current	CET, PE	$V_{CC} = MAX, V_I = 0.5V$				-1.2	mA				
l _{OZH}	Off-state output current, High-level voltage applied		$V_{CC} = MAX, V_O = 2.7V$				50	μΑ				
I _{OZL}	Off-state output current, High-level voltage applied		$V_{CC} = MAX, V_O = 0.5V$				-50	μА				
I _{OS}	Short-circuit output current ^N	O TAG	V _{CC} = MAX		-60		-150	mA				
		I _{CCH}				38	60	mA				
I_{CC}	Supply current (total)	I _{CCL}	$V_{CC} = MAX$			43	62	mA				
		Iccz		<u> </u>		40	60	mA				

NOTES

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V_{CC} = 5V, T_{amb} = 25°C.

^{3.} Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

4-bit bidirectional binary synchronous counter (3-State)

74F569

AC ELECTRICAL CHARACTERISTICS

						LIMIT	S		
				Ta	_{imb} = +25°	С	T _{amb} = 0°C	to +70°C	
SYMBOL	PARAMETER	₹	TEST CONDITIONS	١ ١	/ _{CC} = +5.\	/	V _{CC} = +5	.V \pm 10%	UNIT
				C _L = 5	0pF, R _L =	500Ω	C _L = 50pF,	$R_L = 500\Omega$	
				MIN	TYP	MAX	MIN	MAX	
f	Maximum clock	Qn	Waveform 1	100	115		90		MHz
f _{MAX}	frequency	CC, TC	Waveform 2	50	65		45		MHz
t _{PLH} t _{PHL}	Propagation delay CP to Q _n (PE, High or	Low)	Waveform 1	3.0 4.0	6.0 7.5	9.5 11.0	3.0 4.0	10.0 12.0	ns ns
t _{PLH} t _{PHL}	Propagation delay CP to TC		Waveform 2	5.5 4.0	10.0 7.5	15.0 11.0	5.5 4.0	16.0 12.0	ns ns
t _{PLH} t _{PHL}	Propagation delay CET to TC		Waveform 3	1.5 2.5	3.0 5.0	6.0 8.0	1.0 2.5	7.0 9.0	ns ns
t _{PLH} t _{PHL}	Propagation delay U/D to TC		Waveform 4	4.0 4.0	7.5 6.5	11.0 11.0	4.0 4.0	12.0 12.0	ns ns
t _{PLH} t _{PHL}	Propagation delay CP to CC		Waveform 2	2.5 2.0	4.5 4.0	7.5 6.6	2.0 2.0	6.0 7.0	ns ns
t _{PLH} t _{PHL}	Propagation delay CEP, CET to CC		Waveform 2	2.0 3.5	4.0 5.5	7.0 9.0	1.5 3.0	7.5 10.0	ns ns
t _{PHL}	Propagation delay MR to Qn		Waveform 5	6.0	8.0	11.0	5.5	12.0	ns
t _{PLH} t _{PHL}	Propagation delay U/D to CC		Waveform 4	4.5 5.0	9.0 11.0	12.0 16.0	4.0 5.0	13.5 17.0	ns ns
t _{PHL}	Propagation delay MR to TC, CC		Waveform 5	8.0	11.0	15.0	7.5	16.0	ns ns
t _{PLH} t _{PHL}	Propagation delay SR to CC		Waveform 3	5.5 7.5	8.0 9.5	11.0 12.0	5.0 7.0	12.0 13.0	ns ns
t _{PLH} t _{PHL}	Propagation delay PE to CC		Waveform 3	3.0 4.0	5.0 6.0	8.0 8.5	2.5 4.0	8.5 9.5	ns ns
t _{PZH} t _{PZL}	Output Enable time to High or Low level OE	o Qn	Waveform 10 Waveform 11	2.0 4.5	4.0 6.5	7.0 9.5	2.0 4.0	7.5 10.0	ns ns
t _{PHZ}	Output Disable time to High or Low level OE to Qn		Waveform 10 Waveform 11	1.5 1.5	3.5 3.5	6.5 6.0	1.5 1.5	7.5 6.5	ns ns


AC SETUP REQUIREMENTS

				LIN	IITS		
0.44501		TEGT GOVERNO	T _{amb} =		T _{amb} = 0°0	l <u> </u>	
SYMBOL	PARAMETER	TEST CONDITIONS	V _{CC} =		""	0V ± 10%	UNIT
			$C_L = 50pF, R_L = 500\Omega$		$C_L = 50 \text{pF}, R_L = 500 \Omega$ MIN MAX		
t _s (H) t _s (L)	Setup time, High or Low D _n to CP	Waveform 6	4.0 4.0		4.5 4.5		ns ns
t _h (H)	Hold time, High or Low D _n to CP	Waveform 6	2.0 2.0		2.5 2.5		ns ns
t _s (H) t _s (L)	Setup time, High or Low CEP or CET to CP	Waveform 7	5.0 5.0		6.0 6.0		ns ns
t _h (H) t _h (L)	Hold time, High or Low CEP or CET to CP	Waveform 7	0 0		0 0		ns ns
t _s (H) t _s (L)	Setup time, High or Low PE to CP	Waveform 6	8.0 8.0		9.0 9.0		ns ns
t _h (H) t _h (L)	Hold time, High or Low PE to CP	Waveform 6	0		0 0		ns ns
t _s (H) t _s (L)	Setup time, High or Low U/D to CP	Waveform 8	10.0 8.0		12.5 8.0		ns ns
t _h (H) t _h (L)	Hold time, High or Low U/D to CP	Waveform 8	0 0		0 0		ns ns
t _s (H) t _s (L)	Setup time, High or Low SR to CP	Waveform 9	8.0 8.0		9.0 9.0		ns ns
t _h (H) t _h (L)	Hold time, High or Low SR to CP	Waveform 9	0 0		0 0		ns ns
t _w (H) t _w (L)	CP Pulse width, High or Low	Waveform 1	7.0 5.0		8.0 6.0		ns ns
t _w (H)	MR Pulse width, Low	Waveform 5	4.5		5.0		ns
t _{REC}	Recovery time, MR to CP	Waveform 5	6.0		7.0		ns


AC WAVEFORMS

For all waveforms, $V_M = 1.5V$

The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency



Waveform 2. Propagation Delay, CP, $\overline{\text{CET}}$, and $\overline{\text{CEP}}$ to $\overline{\text{CC}}$ and CP to $\overline{\text{TC}}$


4-bit bidirectional binary synchronous counter (3-State)

74F569


AC WAVEFORMS (Continued)

For all waveforms, $V_M = 1.5V$


The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 3. Propagation Delays $\overline{\text{CET}}$ to $\overline{\text{TC}}$ and $\overline{\text{SR}}$ or $\overline{\text{PE}}$ to $\overline{\text{CC}}$




Waveform 4. Propagation Delays U/D to TC and CC




Waveform 5. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time




Waveform 6. Parallel Data and Parallel Enable Setup and Hold Times




Waveform 7. Count Enable Data Setup and Hold Times



Waveform 8. Up/Down Control Setup and Hold Times



Waveform 9. Synchronous Reset Setup and Hold Times



Waveform 10. 3-State Output Enable Time to High Level and Output Disable Time from High Level


4-bit bidirectional binary synchronous counter (3-State)

74F569

AC WAVEFORMS (Continued)


For all waveforms, $V_M = 1.5V$

The shaded areas indicate when the input is permitted to change for predictable output performance.



Waveform 11. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

TEST CIRCUIT AND WAVEFORM



TEST	SWITCH
t _{PLZ}	closed
t _{PZL}	closed
All other	open

DEFINITIONS:

R_I = Load resistor;

see AC electrical characteristics for value.

C_L = Load capacitance includes jig and probe capacitance; see AC electrical characteristics for value.

 R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.


family	INP	REMEN	TS			
family	amplitude	V _M rep. rate		t _w t _{TLH}		t _{THL}
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns

SF00777

74F569

DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT146-1			SC603			92-11-17 95-05-24

74F569

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		ISSUE DATE	
SOT163-1	075E04	MS-013AC				95-01-24 97-05-22

4-bit bidirectional binary synchronous counter (3-State)

74F569

NOTES

4-bit bidirectional binary synchronous counter (3-State)

74F569

DEFINITIONS								
Data Sheet Identification	Product Status	Definition						
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.						
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.						
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.						

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.

© Copyright Philips Electronics North America Corporation 1996

All rights reserved. Printed in U.S.A.

(print code) Date of release: July 1994

Document order number: 9397-750-05139