

International IR Rectifier

PD - 94302A

HEXFET® POWER MOSFET SURFACE MOUNT (SMD-1)

IRF5N3205 55V, N-CHANNEL

Product Summary

Part Number	BVDSS	RDS(on)	Id
IRF5N3205	55V	0.008Ω	55A*



Fifth Generation HEXFET® power MOSFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon unit area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

These devices are well-suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers and high-energy pulse circuits.

Features:

- Low RDS(on)
- Avalanche Energy Ratings
- Dynamic dv/dt Rating
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Light Weight

Absolute Maximum Ratings

	Parameter		Units
Id @ VGS = 10V, TC = 25°C	Continuous Drain Current	55*	A
Id @ VGS = 10V, TC = 100°C	Continuous Drain Current	55*	
IDM	Pulsed Drain Current ①	220	
Pd @ TC = 25°C	Max. Power Dissipation	125	W
	Linear Derating Factor	1.0	W/°C
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy ②	140	mJ
IAR	Avalanche Current ①	55	A
EAR	Repetitive Avalanche Energy ①	12.5	mJ
dv/dt	Peak Diode Recovery dv/dt ③	2.7	V/ns
TJ	Operating Junction	-55 to 150	°C
TSTG	Storage Temperature Range		
	Package Mounting Surface Temp.	300 (for 5s)	
	Weight	2.6 (Typical)	g

* Current is limited by package

For footnotes refer to the last page

www.irf.com

1

01/15/02



Electrical Characteristics @ T_j = 25°C (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
B _V DSS	Drain-to-Source Breakdown Voltage	55	—	—	V	V _{GS} = 0V, I _D = 250μA
ΔB _V DSS/ΔT _J	Temperature Coefficient of Breakdown Voltage	—	0.053	—	V/°C	Reference to 25°C, I _D = 1.0mA
R _{DS(on)}	Static Drain-to-Source On-State Resistance	—	—	0.008	Ω	V _{GS} = 10V, I _D = 52A ④
V _{GS(th)}	Gate Threshold Voltage	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 250μA
g _{fs}	Forward Transconductance	55	—	—	S (r)	V _{DS} = 15V, I _{DS} = 52A ④
I _{DSS}	Zero Gate Voltage Drain Current	—	—	25	μA	V _{DS} = 55V, V _{GS} = 0V
		—	—	250		V _{DS} = 44V, V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	V _{GS} = -20V
I _{GSS}	Gate-to-Source Leakage Reverse	—	—	-100		V _{GS} = -20V
Q _g	Total Gate Charge	—	—	170	nC	V _{GS} = 10V, I _D = 55A V _{DS} = 44V
Q _{gs}	Gate-to-Source Charge	—	—	32		
Q _{gd}	Gate-to-Drain ('Miller') Charge	—	—	74		
t _{d(on)}	Turn-On Delay Time	—	—	30	ns	V _{DD} = 27.5V, I _D = 55A, V _{GS} = 10V, R _G = 2.5Ω
t _r	Rise Time	—	—	300		
t _{d(off)}	Turn-Off Delay Time	—	—	65		
t _f	Fall Time	—	—	35		
LS + LD	Total Inductance	—	4.0	—	nH	Measured from the center of drain pad to the center of source pad
C _{iss}	Input Capacitance	—	3600	—	pF	V _{GS} = 0V, V _{DS} = 25V f = 1.0MHz
C _{oss}	Output Capacitance	—	1200	—		
C _{rss}	Reverse Transfer Capacitance	—	435	—		

Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	55*	A	
I _{SM}	Pulse Source Current (Body Diode) ①	—	—	220		
V _{SD}	Diode Forward Voltage	—	—	1.3	V	T _j = 25°C, I _S = 55A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	—	130	ns	T _j = 25°C, I _F = 55A, di/dt ≤ 100A/μs
Q _{RR}	Reverse Recovery Charge	—	—	410	nC	V _{DD} ≤ 25V ④
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by LS + LD.				

* Current is limited by package

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
R _{thJC}	Junction-to-Case	—	—	1.0	°C/W	

Note: Corresponding Spice and Saber models are available on the G&S Website.

For footnotes refer to the last page




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② $V_{DD} = 25\text{ V}$, Starting $T_J = 25^\circ\text{C}$, $L = 0.09\text{mH}$
 Peak $I_{AS} = 55\text{A}$, $V_{GS} = 10\text{V}$, $R_G = 25\Omega$
- ③ $I_{SD} \leq 55\text{A}$, $di/dt \leq 217\text{A}/\mu\text{s}$,
 $V_{DD} \leq 55\text{V}$, $T_J \leq 150^\circ\text{C}$
- ④ Pulse width $\leq 300\ \mu\text{s}$; Duty Cycle $\leq 2\%$

Case Outline and Dimensions — SMD-1



NOTES:

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- ④ DIMENSION INCLUDES METALLIZATION FLASH.
- ⑤ DIMENSION DOES NOT INCLUDE METALLIZATION FLASH.

PAD ASSIGNMENTS

- 1 = DRAIN
- 2 = GATE
- 3 = SOURCE