

International IOR Rectifier

PD - 94058

HEXFET® POWER MOSFET THRU-HOLE (TO-257AA)


IRF5Y1310CM 100V, N-CHANNEL

Product Summary

Part Number	BVDSS	RDS(on)	Id
IRF5Y1310CM	100V	0.044Ω	18A*

Fifth Generation HEXFET® power MOSFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon unit area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

These devices are well-suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers and high-energy pulse circuits.



Features:

- Low RDS(on)
- Avalanche Energy Ratings
- Dynamic dv/dt Rating
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Light Weight

Absolute Maximum Ratings

	Parameter		Units
Id @ VGS = 10V, TC = 25°C	Continuous Drain Current	18*	A
Id @ VGS = 10V, TC = 100°C	Continuous Drain Current	18*	
IdM	Pulsed Drain Current ①	72	
Pd @ TC = 25°C	Max. Power Dissipation	100	W
	Linear Derating Factor	0.8	W/°C
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy ②	210	mJ
IAR	Avalanche Current ①	18	A
EAR	Repetitive Avalanche Energy ①	10	mJ
dv/dt	Peak Diode Recovery dv/dt ③	3.8	V/ns
TJ	Operating Junction	-55 to 150	°C
TSTG	Storage Temperature Range		
	Lead Temperature	300 (0.063in./1.6mm from case for 10sec)	
	Weight	4.3 (Typical)	g

* Current is limited by package

For footnotes refer to the last page

www.irf.com

1

01/17/01



Electrical Characteristics @ T_j = 25°C (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	100	—	—	V	V _{GS} = 0V, I _D = 250μA
ΔBV _{DSS} /ΔT _j	Temperature Coefficient of Breakdown Voltage	—	0.114	—	V/°C	Reference to 25°C, I _D = 1.0mA
R _{DS(on)}	Static Drain-to-Source On-State Resistance	—	—	0.044	Ω	V _{GS} = 10V, I _D = 18A ④
V _{GS(th)}	Gate Threshold Voltage	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 250μA
g _{fs}	Forward Transconductance	14	—	—	S (Ω)	V _{DS} = 25V, I _{DS} = 18A ④
I _{DSS}	Zero Gate Voltage Drain Current	—	—	25	μA	V _{DS} = 100V, V _{GS} = 0V
		—	—	250		V _{DS} = 80V, V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	V _{GS} = 20V
I _{GSS}	Gate-to-Source Leakage Reverse	—	—	-100		V _{GS} = -20V
Q _g	Total Gate Charge	—	—	110	nC	V _{GS} = 10V, I _D = 18A
Q _{gs}	Gate-to-Source Charge	—	—	15		V _{DS} = 80V
Q _{gd}	Gate-to-Drain ('Miller') Charge	—	—	58		
t _{d(on)}	Turn-On Delay Time	—	—	19	ns	V _{DD} = 50V, I _D = 18A, V _{GS} = 10V, R _G = 3.6Ω
t _r	Rise Time	—	—	85		
t _{d(off)}	Turn-Off Delay Time	—	—	65		
t _f	Fall Time	—	—	54		
LS + LD	Total Inductance	—	6.8	—	nH	Measured from drain lead (6mm/0.25in. from package) to source lead (6mm/0.25in. from package)
C _{iss}	Input Capacitance	—	1872	—	pF	V _{GS} = 0V, V _{DS} = 25V f = 1.0MHz
C _{oss}	Output Capacitance	—	463	—		
C _{rss}	Reverse Transfer Capacitance	—	234	—		

Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	18*	A	T _j = 25°C, I _S = 18A, V _{GS} = 0V ④
I _{SM}	Pulse Source Current (Body Diode) ①	—	—	72		
V _{SD}	Diode Forward Voltage	—	—	1.3	V	T _j = 25°C, I _F = 18A, di/dt ≥ 100A/μs
t _{rr}	Reverse Recovery Time	—	—	270	ns	V _{DD} ≤ 30V ④
Q _{RR}	Reverse Recovery Charge	—	—	1.8	μC	
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by LS + LD.				

* Current is limited by package

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
R _{thJC}	Junction-to-Case	—	—	1.25	°C/W	

Note: Corresponding Spice and Saber models are available on the G&S Website.

For footnotes refer to the last page




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics








Fig 4. Normalized On-Resistance
Vs. Temperature






Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② $V_{DD} = 25\text{ V}$, Starting $T_J = 25^\circ\text{C}$, $L = 1.3\text{mH}$
Peak $I_{AS} = 18\text{A}$, $V_{GS} = 10\text{V}$, $R_G = 25\Omega$
- ③ $I_{SD} \leq 18\text{A}$, $di/dt \leq 340\text{ A}/\mu\text{s}$,
 $V_{DD} \leq 100\text{V}$, $T_J \leq 150^\circ\text{C}$
- ④ Pulse width $\leq 300\text{ }\mu\text{s}$; Duty Cycle $\leq 2\%$

Case Outline and Dimensions — TO-257AA



NOTES:

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1994.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. OUTLINE CONFORMS TO JEDEC OUTLINE TO-257AA.

LEGEND

D - DRAIN
S - SOURCE
G - GATE