

April 1988 Revised September 2000

#### 74F74

# **Dual D-Type Positive Edge-Triggered Flip-Flop**

#### **General Description**

The F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary  $(Q,\overline{Q})$  outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to

the outputs until the next rising edge of the Clock Pulse input.  $\,$ 

Asynchronous Inputs:


LOW input to  $\overline{S}_D$  sets Q to HIGH level LOW input to  $\overline{C}_D$  sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$  makes both Q and  $\overline{Q}$  HIGH


### **Ordering Code:**

Order Number	Package Number	Package Description
74F74SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F74SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F74PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbols**





#### **Connection Diagram**



# **Unit Loading/Fan Out**


Pin Names	<b>5</b>	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
D <sub>1</sub> , D <sub>2</sub>	Data Inputs	1.0/1.0	20 μA/–0.6 mA	
CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs (Active Rising Edge)	1.0/1.0	20 μA/–0.6 mA	
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs (Active LOW)	1.0/3.0	20 μA/–1.8 mA	
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs (Active LOW)	1.0/3.0	20 μA/–1.8 mA	
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs	50/33.3	−1 mA/20 mA	

# **Truth Table**

	Inp	Outputs				
S <sub>D</sub>	$\overline{c}_{D}$	СР	D	D Q		
L	Н	Х	Х	Н	L	
Н	L	X	Χ	L	Н	
L	L	X	Χ	Н	Н	
Н	Н	~	h	Н	L	
Н	Н	~	1	L	Н	
Н	Н	L	Χ	$Q_0$	$\overline{Q}_0$	

Lower case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition.

# **Logic Diagram**



H (h) = HIGH Voltage Level L (l) = LOW Voltage Level X = Immaterial  $Q_0$  = Previous Q  $(\overline{Q})$  before LOW-to-HIGH Clock Transition

## **Absolute Maximum Ratings**(Note 1)

# Recommended Operating Conditions

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$ 

Junction Temperature under Bias -55°C to +125°C -55°C to +150°C

 $\begin{array}{lll} \text{V}_{\text{CC}} \text{ Pin Potential to Ground Pin} & -0.5 \text{V to } +7.0 \text{V} \\ \text{Input Voltage (Note 2)} & -0.5 \text{V to } +7.0 \text{V} \\ \text{Input Current (Note 2)} & -30 \text{ mA to } +5.0 \text{ mA} \\ \end{array}$ 

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{V to +5.5V} \end{array}$ 

Current Applied to Output

in LOW State (Max)  ${\rm twice\ the\ rated\ I_{OL}\ (mA)}$  ESD Last Passing Voltage (Min)  ${\rm 4000V}$ 

Free Air Ambient Temperature  $0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}$  Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation

under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	v <sub>cc</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH		2.5			V	Min	I <sub>OH</sub> = -1 mA	
	Voltage	$5\% V_{CC}$	2.7			•		$I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA	
	Voltage								
I <sub>IH</sub>	Input HIGH				5.0	μА	Max	V <sub>IN</sub> = 2.7V	
	Current				3.0	μΛ	IVIAX	v IN - 2.7 v	
I <sub>BVI</sub>	Input HIGH Current				7.0	μА	Max	V <sub>IN</sub> = 7.0V	
	Breakdown Test				7.0	μΛ	IVIAX	V <sub>IN</sub> = 7.0V	
I <sub>CEX</sub>	Output HIGH				50		Max	V -V	
	Leakage Current				30	μА	IVIAX	$V_{OUT} = V_{CC}$	
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu A$	
	Test		4.75			V	0.0	All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage			3.7		μА	0.0	V <sub>IOD</sub> = 150 mV	
	Circuit Current				3.73	μΛ	0.0	All Other Pins Grounded	
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	V <sub>IN</sub> = 0.5V (D, CP)	
					-1.8	IIIA	IVIAX	$V_{IN} = 0.5V (\overline{C}_D, \overline{S}_D)$	
Ios	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V	
Icc	Power Supply Current			10.5	16.0	mA	Max		


# **AC Electrical Characteristics**


Symbol	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_A = 0$ °C to $+70$ °C $V_{CC} = +5.0V$ $C_L = 50$ pF	
		Min	Тур	Max	Min	Max	1
f <sub>MAX</sub>	Maximum Clock Frequency	100	125		100		MHz
t <sub>PLH</sub>	Propagation Delay	3.8	5.3	6.8	3.8	7.8	
t <sub>PHL</sub>	$CP_n$ to $Q_n$ or $\overline{Q}_n$	4.4	6.2	8.0	4.4	9.2	ns
t <sub>PLH</sub>	Propagation Delay	3.2	4.6	6.1	3.2	7.1	
t <sub>PHL</sub>	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	3.5	7.0	9.0	3.5	10.5	ns


# **AC Operating Requirements**

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$		Units	
Symbol	ratametei	Min Max		Min Max			
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	2.0		2.0			
t <sub>S</sub> (L)	D <sub>n</sub> to CP <sub>n</sub>	3.0		3.0			
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	1.0		1.0		ns	
t <sub>H</sub> (L)	D <sub>n</sub> to CP <sub>n</sub>	1.0		1.0			
t <sub>W</sub> (H)	CP <sub>n</sub> Pulse Width	4.0		4.0		ns	
t <sub>W</sub> (L)	HIGH or LOW	5.0		5.0		115	
t <sub>W</sub> (L)	$\overline{\mathbb{C}}_{Dn}$ or $\overline{\mathbb{S}}_{Dn}$ Pulse Width LOW	4.0		4.0		ns	
t <sub>REC</sub>	Recovery Time $\overline{\mathbb{C}}_{Dn}$ or $\overline{\mathbb{S}}_{Dn}$ to CP	2.0		2.0		ns	


# Physical Dimensions inches (millimeters) unless otherwise noted







14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A



#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) (18.80 - 19.56)ก กๆก (2.286) 14 13 12 11 10 9 14 13 12 $0.250 \pm 0.010$ (6.350 ± 0.254) PIN NO. 1 IDENT PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 $\frac{0.092}{(2.337)}$ DIA $\frac{0.030}{(0.762)}$ MAX OPTION 1 OPTION 02 $0.135 \pm 0.005$ 0.300 - 0.320 $(3.429 \pm 0.127)$ (7.620 - 8.128)0.065 0.145 - 0.2000.060 4° TYP Optional (1.651) (1.524)(3.683 - 5.080)0.008-0.016 TYP (0.203 - 0.406)(0.508) MIN 0.125 - 0.150 $0.075 \pm 0.015$ 0.280 (7.112) MIN 0.014-0.023 TYP $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ (0.356 - 0.584) $\frac{0.050\pm0.010}{(1.270-0.254)} \text{ TYP}$ 0.325 + 0.040 8.255 + 1.016 - 0.381 N14A (REV F)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com