

International

IRF7805/IRF7805A

PD - 91746C

HEXFET[®] Chip-Set for DC-DC Converters

- N Channel Application Specific MOSFETs
- Ideal for Mobile DC-DC Converters
- Low Conduction Losses


Absolute Maximum Ratings

Low Switching Losses

Description

These new devices employ advanced HEXFET Power MOSFET technology to achieve an unprecedented balance of on-resistance and gate charge. The reduced conduction and switching losses make them ideal for high efficiency DC-DC Converters that power the latest generation of mobile microprocessors.

The IRF7805/IRF7805A offers maximum efficiency for mobile CPU core DC-DC converters.



Vds	30V	IRF7805A 30V
Rds(on)	11mΩ	11mΩ
Qg	31nC	31nC
Qsw	11.5nC	
Qoss	36nC	36nC

aboorato maximani rtatingo					
Parameter	Symbol	IRF7805	IRF7805A	Units	
Drain-Source Voltage	V _{DS}	3	V		
Gate-Source Voltage	V _{GS}	±			
Continuous Drain or Source	25°C	I _D	13	13	A
Current (V _{GS} ≥4.5V)	70°C		10	10	
Pulsed Drain Current ^①	I _{DM}	100	100		
Power Dissipation 25°C		P _D	2.5		W
	70°C		1	.6	C.C
Junction & Storage Temperate	T_, T _{stg}	-55 t	o 150	°C	
Continuous Source Current (I	I _s	2.5	2.5	A	
Pulsed source Current	I _{SM}	106	106		

Thermal Resistance

Parameter		Max.	Units
Maximum Junction-to-Ambient®	$R_{_{ ext{ hetaJA}}}$	50	°C/W



1

International **TOR** Rectifier

Electrical Characteristic	s		RF78	05	IF	RF780	5A		
Parameter		Min	Тур	Max	Min	Тур	Max	Units	Conditions
Drain-to-Source Breakdown Voltage*	V _{(BR)DSS}	30	_	-	30	-	_	V	$V_{\rm GS}$ = 0V, I _D = 250µA
Static Drain-Source on Resistance*	R _{DS} (on)		9.2	11		9.2	11	mΩ	$V_{GS} = 4.5V, I_{D} = 7A@$
Gate Threshold Voltage*	V _{GS} (th)	1.0			1.0			V	$V_{_{DS}}=V_{_{GS}},I_{_{D}}=250\mu A$
Drain-Source Leakage	I _{DSS}			30			30	μA	$V_{\rm DS} = 24 V, V_{\rm GS} = 0$
Current*				150			150		$\begin{split} V_{_{DS}} &= 24 \text{V}, \text{V}_{_{GS}} = 0, \\ \text{T}j &= 100^{\circ}\text{C} \end{split}$
Gate-Source Leakage Current*	I _{GSS}			±100			±100	nA	$V_{GS} = \pm 12V$
Total Gate Charge*	Q _g		22 ^④	31 [@]		22 [@]	31 ^④		V _{GS} = 5V, I _D = 7A
Pre-Vth Gate-Source Charge	Q _{gs1}		3.7			3.7			$V_{\rm DS} = 16V, I_{\rm D} = 7A$
Post-Vth Gate-Source Charge	Q _{gs2}		1.4			1.4		nC	
Gate to Drain Charge	Q_{gd}		6.8			6.8			
Switch Charge* $(Q_{gs2} + Q_{gd})$	Q _{sw}		8.2	11.5		8.2			
Output Charge*	Q _{oss}		30	36		30	36		$V_{\rm DS} = 16V, V_{\rm GS} = 0$
Gate Resistance	R _g		1.7			1.7		Ω	
Turn-on Delay Time	t _d (on)		16			16			$V_{DD} = 16V$
Rise Time	t _r		20			20		ns	$I_{D} = 7A$
Turn-off Delay Time	t _d (off)		38			38			$R_g = 2\Omega$
Fall Time	t _f		16			16			V _{GS} = 4.5V Resistive Load

Source-Drain Rating & Characteristics

Parameter		Min	Тур	Max	Min	Тур	Мах	Units	Conditions
Diode Forward Voltage*	V _{SD}			1.2			1.2	V	$I_{S} = 7A^{\odot}, V_{GS} = 0V$
Reverse Recovery Charge [®]	Q _{rr}		88			88		nC	
Reverse Recovery Charge (with Parallel Schotkky)⑤	Q _{rr(s)}		55			55			di/dt = 700A/ μ s (with 10BQ040) V _{DS} = 16V, V _{GS} = 0V, I _S = 7A

Notes:

 Notes:

 ①
 Repetitive rating; pulse width limited by max. junction temperature.

 ②
 Pulse width ≤ 300 µs; duty cycle ≤ 2%.

 ③
 When mounted on 1 inch square copper board, t < 10 sec.</td>

 ④
 Measured at V_{DS} < 100mV. This approximates actual operation of a synchronous rectifier.</td>

 ⑤
 Typ = measured - Q_{oss}

 *
 Devices are 100% tested to these parameters.

International **IGR** Rectifier

Power MOSFET Selection for DC/DC Converters

Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the $R_{ds(on)}$ of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{\textit{loss}} = P_{\textit{conduction}} + P_{\textit{switching}} + P_{\textit{drive}} + P_{\textit{output}}$$

This can be expanded and approximated by;

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right) + \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) + \left(Q_{g} \times V_{g} \times f\right) + \left(\frac{Q_{ass}}{2} \times V_{in} \times f\right)$$

This simplified loss equation includes the terms Q_{gs2} and Q_{oss} which are new to Power MOSFET data sheets.

 Q_{gs2} is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements, Q_{ns1} and Q_{ns2} , can be seen from Fig 1.

elements, Q_{gs1} and Q_{gs2} , can be seen from Fig 1. Q_{gs2} indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached (t1) and the time the drain current rises to I_{dmax} (t2) at which time the drain voltage begins to change. Minimizing Q_{gs2} is a critical factor in reducing switching losses in Q1.

 Q_{oss} is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure 2 shows how Q_{oss} is formed by the parallel combination of the voltage dependant (non-linear) capacitance's C_{ds} and C_{dg} when multiplied by the power supply input buss voltage.

IRF7805/IRF7805A




Figure 1: Typical MOSFET switching waveform

Synchronous FET

The power loss equation for Q2 is approximated by;

$$P_{loss} = P_{conduction} + P_{drive} + P_{output}^{*}$$

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right)$$

$$+ \left(Q_{g} \times V_{g} \times f\right)$$

$$+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right)$$

*dissipated primarily in Q1.

For the synchronous MOSFET Q2, $R_{ds(on)}$ is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge Q_{oss} and reverse recovery charge Q_{rr} both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and V_{in} . As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn

International **ICR** Rectifier

the MOSFET on, resulting in shoot-through current . The ratio of $\rm Q_{gd}/Q_{gs1}$ must be minimized to reduce the potential for Cdv/dt turn on.

Spice model for IRF7805 can be downloaded in machine readable format at www.irf.com.





Figure 2: Q_{oss} Characteristic




International **IGR** Rectifier

IRF7805/IRF7805A

www.irf.com


International **TOR** Rectifier



International **TOR** Rectifier

IRF7805/IRF7805A

Package Outline SO-8 Outline




	INC	HES	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	.0532	.0688	1.35	1.75	
A1	.0040	.0098	0.10	0.25	
В	.014	.018	0.36	0.46	
С	.0075	.0098	0.19	0.25	
D	.189	.196	4.80	4.98	
Е	.150	.157	3.81	3.99	
е	.050 E	BASIC	1.27 BASIC		
e1	.025 E	.025 BASIC 0.635			
Н	.2284	.2440	5.80	6.20	
Κ	.011	.019	0.28	0.48	
L	.16	.050	0.41	1.27	
θ	0°	8°	0°	₿°	

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1982.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA. 4.
- 5 DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS MOLD PROTRUSIONS NOT TO EXCEED 0.25 (.006).
- DIMENSIONS IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE... 6


RECOMMENDED FOOTPRINT



Part Marking Information

SO-8

EXAMPLE: THIS IS AN IRF7101




International

Tape & Reel Information


SO-8

Dimensions are shown in millimeters (inches)



NOTES:

- 1. CONTROLLING DIMENSION : MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



IR WORLD HEADQUAR TERS: 233 Kansas St., El Segundo, California 90245, USA 1ei: (310) 252-7105 IR EUROPEAN REGIONAL CENTRE: 439/445 Godstone Rd, Whyteleafe, Surrey CR3 OBL, UK Tel: ++ 44 (0)20 8645 8000 IR CANADA: 15 Lincoln Court, Brampton, Ontario L6T3Z2, Tel: (905) 453 2200 IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 (0) 6172 96590 IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 011 451 0111 IR JAPAN: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo 171 Tel: 81 (0)3 3983 0086 IR SOUTHEAST ASIA: 1 Kim Seng Promenade, Great World City West Tower, 13-11, Singapore 237994 Tel: ++ 65 (0)838 4630 IR TAIWAN:16 Fl. Suite D. 207, Sec. 2, Tun Haw South Road, Taipei, 10673 Tel: 886-(0)2 2377 9936 Data and specifications subject to change without notice. 10/00

www.irf.com