

March 1990

Revised August 1999

'4F794 8-Bit Register with Readback

FAIRCHILD

SEMICONDUCTOR

74F794 8-Bit Register with Readback

General Description

The 74F794 is an 8-bit register with readback capability designed to store data as well as read the register information back onto the data bus. The I/O bus (D bus) has 3-STATE outputs. Current sinking capability is 64 mA on both the D and Q busses.


Data is loaded into the registers on the LOW-to-HIGH transition of the clock (CP). The output enable $\overline{(OE)}$ is used to enable data on D_0 - D_7 . When \overline{OE} is LOW, the output of the registers is enabled on D_0 - D_7 , enabling D as an output bus. When OE is HIGH, D_0 - D_7 are inputs to the registers configuring D as an input bus.

Features

- 3-STATE outputs on the I/O port
- D and Q output sink capability of 64 mA
- Functionally and pin equivalent to the 74LS794

Ordering Code:

Order Number	Package Description					
74F794SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide				
74F794PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.				



74F794


Input Loading/Fan-Out

Pin Names	Description	HIGH/LOW			
T III Names	Description	(U.L.)	Current		
OE	Output Enable Input	1.0/1.0	20 µA/0.6 mA		
CP	Clock Pulse Inputs	1.0/1.0	20 μA/–0.6 mA		
D ₀ –D ₇	D Bus Inputs/	3.5/1.083	70 μΑ/–650 μΑ		
	3-STATE Outputs	750/106.6	–15 mA/64 mA		
Q ₀ –Q ₇	Q Bus Outputs	750/106.6	–15 mA/64 mA		

Truth Table

Inputs		Outputs				
СР	OE	Q	D			
L or H or ↓	L	Q _n	Output, Q			
L or H or \downarrow	н	Q _n	Input			
Ŷ	L	Q _n	Output, Q (Note 1)			
↑ (Н	D	Input			

Note 1: In this case the output of the register is clocked to the inputs and the overall Q output is unchanged at Q_n .



Absolute Maximum	Ratings(Note 2)	Recommended Operating Conditions				
Storage Temperature	$-65^{\circ}C$ to $+$ 150°C					
Ambient Temperature under Bias	–55° to +125°C	Free Air Ambient Temperature	0°C to 70°C			
Junction Temperature under Bias	-55°C to +150°C	Supply Voltage	+4.5V to +5.5V			
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V					
Input Voltage (Note 3)	-0.5V to +7.0V					
Input Current (Note 3)	-30 mA to +5.0 mA					
ESD Last Passing Voltage (Min)	4000V					
Voltage Applied to Output						
In HIGH State (with $V_{CC} = 0V$)		Note 2: Absolute maximum ratings are values beyond which the de				
Standard Output	–0.5V to V $_{\rm CC}$	under mese conditions is not implied.				
3-STATE Output	-0.5V to +5.5V					
Current Applied to Output		the overall Q output is unchanged at Q_n .				
in LOW State (Max)	Twice the Rated $\mathrm{I}_{\mathrm{OL}}(\mathrm{mA})$	Note 4: Either voltage limit or current limit is sufficient to protect inputs.				

Г

DC Electrical Characteristics over Operating Temperature Range unless otherwise specified


Symbol	Parameter	Min	Тур	Max	Units	V _{cc}	Conditions	
VIH	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal	
/ _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp			-1.2	V	Min	I _{IN} = -18 mA	
	Diode Voltage			-1.2	v	IVIIII		
V _{OH}	Output HIGH	2.4	2.8		v	Min	I _{OH} = -3 mA	
	Voltage	2.0	2.44		v	IVIIII	$I_{OH} = -15 \text{ mA}$	
V _{OL}	Output LOW		0.45	0.55	v	Min	I _{OL} = 64 mA	
	Voltage		0.45	0.55	v	IVIIII		
I _{IH}	Input HIGH			5.0	μA	Max	V _{IN} = 2.7V	
	Current			5.0	μΛ	IVIAX	$v_{IN} = 2.7 v$	
I _{BVI}	Input HIGH Current			7.0		Max	$V_{IN} = 7.0V (\overline{OE}, CP)$	
	Breakdown Test			7.0	μΑ	iviax	$v_{IN} = 7.0V (OE, CP)$	
I _{BVIT}	Input HIGH Current			0.5	mA	Max	V _{IN} = 5.5V (D _n)	
	Breakdown (I/O)			0.5		IVIAX	$v_{\rm IN} = 0.5 v (D_{\rm n})$	
I _{CEX}	Output HIGH			50	μA	Max	V _{OUT} = V _{CC}	
	Leakage Current			50	μΛ	IVIAA	V001 - VCC	
V _{ID}	Input Leakage	4.75			v	0.0	I _{ID} = 1.9 μA	
	Test	4.75			v	0.0	All Other Pins Grounded	
I _{OD}	Output Leakage			3.75 μA	ıιΔ	0.0	V _{IOD} = 150 mV	
	Circuit Current			5.75	μΛ		All Other Pins Grounded	
Ι _{ΙL}	Input LOW			-0.6	mA	Max	$V_{IN} = 0.5V$	
	Current			-0.0	IIIA	IVIAX	(OE, CP)	
l _{os}	Output Short-	-100		-225	<u>س</u> ۸	Max	V _{OUT} = 0V	
	Circuit Current	-100		-225	mA	wax	v OUT = 0 v	
I _{IH} +	Output Leakage Current			70	μA	Max	$V_{OUT} = 2.7V$	
I _{OZH}				70	μΑ	IVIAX	(Dn)	
I _{IL} +	Output Leakage			-650	μA	Max	$V_{OUT} = 0.5V$	
I _{OZL}	Current			-050	μ	IVIAX	(Dn)	
V _{ID}	Input Leakage	4.75			V	0.0	I _{ID} = 1.9 μA	
	Test	4.75			, v	0.0	All Other Pins Grounded	
I _{OD}	Output Circuit			3.75	μA	0.0	V _{IOD} = 150 mV	
	Leakage Current			5.75	μ	0.0	All Other Pins Grounded	
I _{ZZ}	Bus Drainage Test			100	μΑ	0.0	V _{OUT} = 5.25V	
I _{ССН}	Power Supply Current			65	mA	Max	V _O = HIGH	
ICCL	Power Supply Current			80	mA	Max	V _O = LOW	
l _{ccz}	Power Supply Current			80	mA	Max	$V_0 = HIGH Z$	


74F794

4
ດ
ĹL.
4
~

AC Electrical Characteristics

Symbol	I Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	-	
MAX	Maximum Clock Frequency	90			90		MHz	
t _{PLH}	Propagation Delay	2.5		7.0	2.5	8.0	ns	
t _{PHL}	CP to Q _n	2.5		8.0	2.5	9.0	115	
t _{PZH}	Output Enable Time	2.3		8.5	2.0	9.0	ns	
t _{PZL}		2.0		10.0	2.0	10.5	115	
t _{PHZ}	Output Disable Time	1.0		7.0	1.0	8.0		
PLZ		1.0		7.0	1.0	8.0	ns	
t _S (H)	Setup Time, HIGH or LOW	4.0			4.0		ns	
t _S (L)	Bus to Clock	4.0			4.0		115	
t _H (H)	Hold Time, HIGH or LOW	1.5			1.5			
t _H (L)	Bus to Clock	1.5			1.5		ns	
t _W (H	Clock Pulse Width	5.8			5.8			
	HIGH or LOW	5.8			5.8		ns	





www.fairchildsemi.com