## INTEGRATED CIRCUITS

## DATA SHEET

## PCF8549 <br> $65 \times 102$ pixels matrix LCD driver

Product specification
File under Integrated Circuits，IC12

## FEATURES

- Single chip LCD controller/driver
- 65 row and 102 column outputs
- Display data RAM $65 \times 102$ bits

- On-chip:
- Generation of LCD supply voltage
- Generation of intermediate LCD bias voltages
- Oscillator requires no external components (external clock also possible)
- 400 kHz Fast $\mathrm{I}^{2} \mathrm{C}$ Interface
- CMOS compatible inputs
- Mux rate: 65
- Logic supply voltage range $\mathrm{V}_{\mathrm{DD} 1}-\mathrm{V}_{\mathrm{SS}}$ : 1.5 to 6 V
- Voltage generator voltage range $\mathrm{V}_{\mathrm{DD} 2 / 2 \_\mathrm{HV}}-\mathrm{V}_{\mathrm{SS}}$ : 2.4 to 5 V
- Display supply voltage range $\mathrm{V}_{\mathrm{LCD}}-\mathrm{V}_{\mathrm{SS}}: 7.0$ to 16 V
- Low power consumption, suitable for battery operated systems
- Temperature compensation of $\mathrm{V}_{\mathrm{LCD}}$


## GENERAL DESCRIPTION

The PCF8549 is a low power CMOS LCD controller driver, designed to drive a graphic display of 65 rows and 102 columns. All necessary functions for the display are provided in a single chip, including on-chip generation of LCD supply and bias voltages, resulting in a minimum of external components and low power consumption. The PCF8549 interfaces to most microcontrollers via an ${ }^{2}$ C interface.

## Packages

The PCF8549U/2 is available as bumped die. Sawn wafer as chip sorted in chip tray. For further details see Section "Bonding pads".
Customized TCP upon request.

- Interlacing for better display quality
- Slim chip layout, suited for chip-on-glass applications.


## APPLICATIONS

- Telecom equipment
- Portable instruments
- Point of sale terminals.

ORDERING INFORMATION

| TYPE NUMBER | PACKAGE |  |  |
| :---: | :---: | :--- | :--- | :--- |
|  | NAME | DESCRIPTION | VERSION |
| PCF8549U/2/F1 | TRAY | chip with bumps in tray |  |

## BLOCK DIAGRAM



Fig. 1 Block diagram.

## PINNING

| SYMBOL | DESCRIPTION |
| :---: | :---: |
| R0 to R64 | LCD row driver outputs |
| C0 to C101 | LCD column driver outputs |
| $\mathrm{V}_{\text {SS1,2,2_HV}}$ | negative power supply |
| $\mathrm{V}_{\text {DD1,2,2_HV }}$ | supply voltage |
| VLCD1,2 | LCD supply voltage |
| T1 | test 1 input |
| T2 | test 2 output |
| T3 | test 3 I/O |
| T4 | test 4 I/O |
| T5 | test 5 input |
| T6 | test 6 input |
| T7 | test 7 input |
| SDA | ${ }^{2} \mathrm{C}$ data input |
| SCL | ${ }^{2} \mathrm{C}$ c clock line |
| SDA_OUT | $1^{2} \mathrm{C}$ output |
| SAO | least significant bit of slave address |
| OSC | oscillator |
| $\overline{\text { RES }}$ | external reset input, low active |

## Pin functions

R0 TO R64: ROW DRIVER OUTPUTS
These pads output the row signals.
C0 TO C101: COLUMN DRIVER OUTPUTS
These pads output the column signals.
$\mathrm{V}_{\text {SS1,2,2_HV: NEGATIVE POWER SUPPLY RAILS }}$
Negative power supplies.

VDD1,2,2_hV: POSITIVE POWER SUPPLY RAILS
$\mathrm{V}_{\mathrm{DD} 2}$ and $\mathrm{V}_{\mathrm{DD} 2} \mathrm{HV}$ are the supply voltages for the internal voltage generator. Both have to be on the same voltage and may be connected together outside of the chip. If the internal voltage generator is not used, they should be both connected to ground. $\mathrm{V}_{\mathrm{DD1}}$ is used as power supply for the rest of the chip. This voltage can be a different voltage than $V_{D D 2}$ and $V_{D D 2 \_H V}$.

VLCD1,2: LCD POWER SUPPLY
Positive power supply for the liquid crystal display. If the internal voltage generator is used, the two supply rails $\mathrm{V}_{\mathrm{LCD} 1}$ and $\mathrm{V}_{\mathrm{LCD}}$ must be connected together. An external LCD supply voltage can be supplied using the V pad. In this case, $\mathrm{V}_{\mathrm{LCD} 1}$ has to be connected to ground, and the internal voltage generator has to be programmed to zero. If the PCF8549 is in power-down mode, the external LCD supply voltage has to be switched off.

T1, T2, T3, T4, T5, T6 AND T7: TEST PADS
T1, T3, T4, T5, T6 and T7 must be connected to $\mathrm{V}_{\mathrm{SS} 1}$, T2 is to be left open. Not accessible to user.

## SDA/SDA_OUT: ${ }^{2}{ }^{2} \mathrm{C}$ DATA LINES

Output and input are separated. If both pads are connected together they behave like a standard $\mathrm{I}^{2} \mathrm{C}$ pad.

## SCL: ${ }^{2} \mathrm{C}$ C CLOCK SIGNAL

Input for the $\mathrm{I}^{2} \mathrm{C}$-bus clock signal.

## SA0: SLAVE ADDRESS

With the SA0 pin two different slave addresses can be selected. That allows to connect two PCF8549 LCD drivers to the same $\mathrm{I}^{2} \mathrm{C}$-bus.

OSC: OSCILLATOR
When the on-chip oscillator is used this input must be connected to $\mathrm{V}_{\mathrm{DD} 1}$. An external clock signal, if used, is connected to this input.

## RES: RESET

This signal will reset the device. Signal is active low.

## FUNCTIONAL DESCRIPTION

## Block diagram functions

## Oscillator

The on-chip oscillator provides the clock signal for the display system. No external components are required and the OSC input must be connected to $\mathrm{V}_{\mathrm{DD1} 1}$. An external clock signal, if used, is connected to this input.
$\mathrm{I}^{2} \mathrm{C}$ Interface
The $\mathrm{I}^{2} \mathrm{C}$ interface receives and executes the commands sent via the $\mathrm{I}^{2} \mathrm{C}$-bus. It also receives RAM-data and sends them to the RAM. During read access the 8-bit parallel data or the status register content is converted to a serial data stream and output via the $\mathrm{I}^{2} \mathrm{C}$-bus.

## DISPLAY CONTROL LOGIC

The display control logic generates the control signals to read out the RAM via the 101 bit parallel port. It also generates the control signals for the row, and column drivers.

DISPLAY DATA RAM (DDRAM)
The PCF8549 contains a $65 \times 102$ bit static RAM which stores the display data. The RAM is divided into 8 banks of 102 bytes and one bank of 102 bits
$((8 \times 8+1) \times 102$ bits $)$. During RAM access, data is transferred to the RAM via the $\mathrm{I}^{2} \mathrm{C}$ interface. There is a direct correspondence between X -address and column output number.

## Timing generator

The timing generator produces the various signals required to drive the internal circuitry. Internal chip operation is not disturbed by operations on the $\mathrm{I}^{2} \mathrm{C}$-bus.

## LCD ROW AND COLUMN DRIVERS

The PCF8549 contains 65 row and 102 column drivers, which connect the appropriate LCD bias voltages to the display in accordance with the data to be displayed. Figure 2 shows typical waveforms. Unused outputs should be left unconnected.


Fig. 2 Typical LCD driver waveforms.

DDRAM


Fig. 3 DDRAM to display mapping.

## Addressing

The Display data RAM of the PCF8549 is accessed as indicated in Figs 3, 4, 4, 6 and 7. The display RAM has a matrix of $65 \times 102$ bits. The columns are addressed by the address pointer. The address ranges are: X 0 to 101 (1100101b) and Y 0 to 8 (1000b). Addresses outside these ranges are not allowed. In vertical addressing mode $(\mathrm{V}=1)$ the Y address increments (see Fig.7) after each byte. After the last $Y$ address ( $\mathrm{Y}=8$ ) $Y$ wraps around to 0 and $X$ increments to address the next column. In horizontal addressing mode ( $\mathrm{V}=0$ ) the $X$ address increments (see Fig.6) after each byte. After the last $X$ address $(X=101) X$ wraps around to 0 and $Y$ increments to address the next row. After the very last address ( $X=101$ and $Y=8$ ) the address pointers wrap around to address $(\mathrm{X}=0$ and $\mathrm{Y}=0)$.

The MX bit allows a horizontal mirroring: When $M X=1$, the $X$ address space is mirrored: The address $X=0$ is then located at the right side (column 101) of the display (see Fig.4). When MX = 0 the mirroring is disabled and the address $X=0$ is located at the left side (column 0 ) of the display (see Fig.4).
If the RM-bit (read-modify-write mode) is set, the address is only incremented after a write, otherwise the address is incremented after both read and write access to the display data RAM.


Fig. 4 RAM format, addressing ( $M X=0$ ).


Fig. 5 RAM format, addressing ( $\mathrm{MX}=1$ ).


Fig. 6 Sequence of writing data bytes into RAM with horizontal addressing $(\mathrm{V}=0)$.


Fig. 7 Sequence of writing data bytes into RAM with vertical addressing $(\mathrm{V}=1)$.

## RAM access

If the $D / \bar{C}$ bit is 1 the RAM can be accessed in both read and write access mode, depending on the R/W bit. The data is written to the RAM during the acknowledge cycle.


Fig. 8 Read modify write access.

## $I^{2}$ C-BUS INTERFACE

## Characteristics of the $I^{2} \mathrm{C}$-bus

The $\mathrm{I}^{2} \mathrm{C}$-bus is for bi-directional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

## Bit transfer (see Fig.9)

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH
period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.

## START AND STOP CONDITIONS (see Fig.10)

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P).

## System configuration (see Fig.11)

- Transmitter: The device which sends the data to the bus
- Receiver: The device which receives the data from the bus
- Master: The device which initiates a transfer, generates clock signals and terminates a transfer
- Slave: The device addressed by a master
- Multi-Master: More than one master can attempt to control the bus at the same time without corrupting the message
- Arbitration: Procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted
- Synchronisation: Procedure to synchronize the clock signals of two or more devices.


## Acknowledge (see Fig.12)

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.


Fig. 9 Bit transfer.


Fig. 10 Definition of start and stop conditions.


Fig. 11 System configuration.


Fig. 12 Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus.

## $\mathrm{I}^{2} \mathrm{C}$-bus protocol

The PCF8549 supports both read and write access. The $R \bar{W}$ bit is part of the slave address.
Before any data is transmitted on the $\mathrm{I}^{2} \mathrm{C}$-bus, the device which should respond is addressed first. Two 7 -bit slave addresses ( 0111100 and 0111101 ) are reserved for the PCF8549. The least significant bit of the slave address is set by connecting the input SA0 to either logic $0\left(\mathrm{~V}_{\mathrm{SS} 1}\right)$ or 1 ( $\mathrm{V}_{\mathrm{DD} 1}$ ).
The $\mathrm{I}^{2} \mathrm{C}$-bus protocol is illustrated in Fig.13.
The sequence is initiated with a START condition (S) from the $I^{2} \mathrm{C}$-bus master which is followed by the slave address. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the $\mathrm{I}^{2} \mathrm{C}$-bus transfer. After acknowledgement, one or more command words follow which define the status of the addressed slaves. A command word consists of a control byte, which defines Co and D/C, plus a data byte (see Fig. 13 and Table 1).

The last control byte is tagged with a cleared most significant bit, the continuation bit Co. After a control byte with a cleared Co-bit, only data bytes will follow. The state
of the $\mathrm{D} / \overline{\mathrm{C}}$-bit defines whether the data-byte is interpreted as a command or as RAM-data. The control and data bytes are also acknowledged by all addressed slaves on the bus.
After the last control byte, depending on the $\mathrm{D} / \overline{\mathrm{C}}$ bit setting, either a series of display data bytes or command data bytes may follow. If the $D / \bar{C}$ bit was set to ' 1 ', these display bytes are stored in the display RAM at the address specified by the data pointer. The data pointer is automatically updated and the data is directed to the intended PCF8549 device. If the $D / \bar{C}$ bit of the last control byte was set to ' 0 ', these command bytes will be decoded and the setting of the device will be changed according to the received commands. The acknowledgement after each byte is made only by the addressed slave. At the end of the transmission the $\mathrm{I}^{2} \mathrm{C}$-bus master issues a stop condition (P).
If the $R / \bar{W}$ bit is set to one in the slave-address, the chip will output data immediately after the slave-address according to the $\mathrm{D} / \overline{\mathrm{C}}$ bit, which was sent during the last write access. If no acknowledge is generated by the master after a byte, the driver stops transferring data to the master.


## INSTRUCTIONS

The instruction format is divided into two modes: If $\mathrm{D} / \overline{\mathrm{C}}$ is set low, the status byte can be read or commands can be sent to the chip, depending on the $R / \bar{W}$ signal. If $D / \bar{C}$ is set high, the DDRAM will be accessed. Every instruction can be sent in any order to the PCF8549.

Table 1 Instruction set

| INSTRUCTION | D/ $\bar{C}$ | R/ $/ \mathbf{W}$ | COMMAND BYTE |  |  |  |  |  |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |
| H = 0 or 1 |  |  |  |  |  |  |  |  |  |  |  |
| NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | no operation |
| Function Set | 0 | 0 | 0 | 0 | 1 | MX | MY | PD | V | H | power down control; entry mode; Extended Instruction Set control (H) |
| Read Status Byte | 0 | 1 | PD | X | X | D | E | MX | MY | X | reads status byte |
| Write Data | 1 | 0 | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | writes data to RAM |
| Read Data | 1 | 1 | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ | reads data from RAM |
| $\mathbf{H}=\mathbf{0}$ |  |  |  |  |  |  |  |  |  |  |  |
| Set Read Modify Write | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | RM | sets the read-modify-write mode |
| Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | X | do not use |
| Display Control | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | 0 | E | sets display configuration |
| Reserved | 0 | 0 | 0 | 0 | 0 | 1 | X | X | X | X | do not use |
| Set $Y$ address of RAM | 0 | 0 | 0 | 1 | 0 | 0 | $\mathrm{Y}_{3}$ | $\mathrm{Y}_{2}$ | $Y_{1}$ | $Y_{0}$ | sets Y-address of RAM: $0 \leq \mathrm{Y} \leq 8$ |
| Set X address of RAM. | 0 | 0 | 1 | $\mathrm{X}_{6}$ | $\mathrm{X}_{5}$ | $\mathrm{X}_{4}$ | $\mathrm{X}_{3}$ | $\mathrm{X}_{2}$ | $\mathrm{X}_{1}$ | $\mathrm{X}_{0}$ | sets X-address of RAM: $0 \leq \mathrm{X} \leq 101$ |
| $H=1$ |  |  |  |  |  |  |  |  |  |  |  |
| Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | do not use |
| Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | do not use |
| Temperature Control | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | TC ${ }_{1}$ | TC 0 | set temperature coefficient (TCx) |
| Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | X | X | do not use |
| Bias System | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $\mathrm{BS}_{2}$ | $\mathrm{BS}_{1}$ | $\mathrm{BS}_{0}$ | Set Bias System(BSx) |
| Reserved | 0 | 0 | 0 | 1 | X | X | X | X | X | X | do not use (reserved for test...) |
| Set $\mathrm{V}_{\text {OP }}$ | 0 | 0 | 1 | $\mathrm{V}_{\text {OP6 }}$ | $\mathrm{V}_{\text {OP5 }}$ | $\mathrm{V}_{\mathrm{OP} 4}$ | $\mathrm{V}_{\mathrm{OP} 3}$ | $\mathrm{V}_{\mathrm{OP} 2}$ | $\mathrm{V}_{\text {OP1 }}$ | $\mathrm{V}_{\text {OPO }}$ | write $\mathrm{V}_{\mathrm{OP}}$ to register |

Table 2 Explanations for symbols in Table 1

| BIT |  | 0 | 1 | RESET STATE |
| :---: | :---: | :---: | :---: | :---: |
| PD |  | chip is active | chip is in power down mode | 1 |
| V |  | horizontal addressing | vertical addressing | 0 |
| H |  | use basic instruction set | use extended instruction set | 0 |
| MX |  | normal X-addressing | X -address is mirrored | 0 |
| MY |  | display is not vertically mirrored | display is vertically mirrored | 0 |
| RM |  | read-modify-write mode is disabled | read-modify-write mode is enabled | 0 |
| D and E | 00 | display blank |  | $\begin{aligned} & \mathrm{D}=0 \\ & \mathrm{E}=0 \end{aligned}$ |
|  | 10 | normal mode |  |  |
|  | 01 | all display segments on |  |  |
|  | 11 | inverse video mode |  |  |
| TC[1:0] | 00 | $\mathrm{V}_{\text {LCD }}$ temperature coefficient 0 |  | TC[1: 0] = 00 |
|  | 01 | $\mathrm{V}_{\text {LCD }}$ temperature coefficient 1 |  |  |
|  | 10 | $\mathrm{V}_{\text {LCD }}$ temperature coefficient 2 |  |  |
|  | 11 | $\mathrm{V}_{\text {LCD }}$ temperature coefficient 3 |  |  |
| BS[2:0] |  | bias system |  | $\mathrm{BS}[2: 0]=000$ |

## External reset ( $\overline{\mathrm{RES}}$ )

After power-on a reset pulse has to be applied immediately to the chip, as it is in an undefined state. A reset of the chip can be achieved with the external reset pin. After the reset the LCD driver is set to the following status:

- Power down mode (PD = 1)
- All LCD-outputs at $\mathrm{V}_{\mathrm{SS}}$ (display off)
- Read-modify-write mode is disabled $(\mathrm{RM}=0)$
- Horizontal addressing ( $\mathrm{V}=0$ )
- Normal instruction set ( $\mathrm{H}=0$ )
- Normal display (MX = MY = 0)
- Display blank ( $\mathrm{E}=\mathrm{D}=0$ )
- Address counter $\mathrm{X}[6: 0]=0$ and $\mathrm{Y}[3: 0]=0$
- Temperature coefficient (TC[1:0] = 0)
- Bias system (BS[2 : 0] = 0)
- Read-modify-write mode disabled ( $\mathrm{RM}=0$ )
- $\mathrm{V}_{\text {LCD }}$ is equal to 0 , the HV generator is switched off $\left(\mathrm{V}_{\mathrm{OP}}[6: 0]=0\right)$
- After power-on, RAM data are undefined; The reset signal does not change the content of the RAM.


## Set read-modify-write

When $R M=0$, the read-modify-write mode is disabled. The $X / Y$-address counter is incremented after every read or write access to the display data RAM.

When $\mathrm{RM}=1$, the read-modify-write mode is enabled. In this mode the $\mathrm{X} / \mathrm{Y}$-address is incremented only after a write access to the display data RAM. The X/Y-address will not be incremented after a read access to the RAM.

## Function Set

PD (POWER DOWN)

- All LCD outputs at $\mathrm{V}_{\mathrm{SS}}$ (display off)
- Bias generator and V LCD $^{\text {generator off }}$
- Oscillator off (external clock possible)
- V $\mathrm{V}_{\text {CD }}$ can be disconnected
- Parallel bus, command, etc. function
- RAM contents not cleared; RAM data can be written.


## V

When $\mathrm{V}=0$, the horizontal addressing is selected. The data is written into the RAM as shown in Fig.6. When $\mathrm{V}=1$, the vertical addressing is selected. The data is written into the RAM as shown in Fig.7.

## H

When H = 0 the commands 'display control', 'set Y address' and 'set X address' can be performed, when $H=1$ the other commands can be executed. The commands 'write data' and 'function set' can be executed in both cases.

## MX

When $M X=0$, the display is written from left to right ( $X=0$ is on the left side, $X=100$ is on the right side of the display). When $M X=1$ the display is written from right to left ( $X=0$ is on the right side, $X=100$ is on the left side of the display).

MY
When $M Y=1$, the display is mirrored vertically.

## Display Control

D AND E
The bits D and E select the display mode (see Table 2).

## Set Y address of RAM

$\mathrm{Y}[3$ : 0] defines the Y address vector address of the RAM.

Table 3 X-/Y-Address range

| $\begin{aligned} & \text { Y Y Y Y } \\ & 3210 \end{aligned}$ | CONTENT | ALLOWED X-RANGE |
| :---: | :---: | :---: |
| 0000 | bank 0 (display RAM) | 0 to 101 |
| 0001 | bank 1 (display RAM) | 0 to 101 |
| 0010 | bank 2 (display RAM) | 0 to 101 |
| 0011 | bank 3 (display RAM) | 0 to 101 |
| 0100 | bank 4 (display RAM) | 0 to 101 |
| 0101 | bank 5 (display RAM) | 0 to 101 |
| 0110 | bank 6 (display RAM) | 0 to 101 |
| 0111 | bank 7 (display RAM) | 0 to 101 |
| 1000 | bank 8 (display RAM) | 0 to 101 |

In bank 8 only the MSB is accessed.

## Set $X$ address of RAM

The $X$ address points to the columns. The range of $X$ is 0 to 101 ( 65 hex).

## Temperature Control

Due to the temperature dependency of the liquid crystals viscosity the LCD controlling voltage $V_{\text {LCD }}$ must be increased with lower temperature to maintain optimal contrast. There are 4 different temperature coefficients available in the

PCF8549 (see Fig.14). The coefficients are selected by the two bits TC[1:0]. Table 6 shows the typical values of the different temperature coefficients. The coefficients are proportional to the programmed $V_{\text {LCD }}$.


Fig. 14 Temperature coefficients.

## Bias value:

The bias voltage levels are set in the ratio of $R-R-n R-R-R$ giving a $\frac{1}{n+4}$ bias system. The resulting bias levels are shown in table 5.

Different multiplex rates require different factors $n$ (see Table 4). This is programmed by BS[2:0]. For MUX $1: 65$ the optimum bias value n is given by: $\mathrm{n}=\sqrt{\mathrm{m}}-3=\sqrt{65}-3=5.06=5$
resulting in $1 / 9$ bias.
Table 4 Programming the required Bias system

| BS[2] | BS[1] | $\mathbf{B S}[\mathbf{0}]$ | $\mathbf{n}$ | $\mathbf{b}$ (RES. COUNT) | MUX RATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 7 | 11 | $1: 100$ |
| 0 | 0 | 1 | 6 | 10 | $1: 81$ |
| 0 | 1 | 0 | 5 | 9 | $1: 64$ |
| 0 | 1 | 1 | 4 | 8 | $1: 49$ |
| 1 | 0 | 0 | 3 | 7 | $1: 36$ |


| BS[2] | $\mathbf{B S}[\mathbf{1 ]}$ | $\mathbf{B S}[0]$ | $\mathbf{n}$ | $\mathbf{b}$ (RES. COUNT) | MUX RATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 2 | 6 | $1: 24$ |
| 1 | 1 | 0 | 1 | 5 | $1: 16$ |
| 1 | 1 | 1 | 0 | 4 | $1: 9$ |

Table 5 LCD bias voltage

| SYMBOL | BIAS VOLTAGES |
| :---: | :---: |
| V 1 | $\mathrm{~V}_{\mathrm{LCD}}$ |
| V 2 | $(\mathrm{~b}-1) / \mathrm{b} \times \mathrm{V}_{\mathrm{LCD}}$ |
| V 3 | $(\mathrm{~b}-2) / \mathrm{b} \times \mathrm{V}_{\mathrm{LCD}}$ |
| V 4 | $2 / \mathrm{b} \times \mathrm{V}_{\mathrm{LCD}}$ |
| V 5 | $1 / \mathrm{b} \times \mathrm{V}_{\mathrm{LCD}}$ |
| V 6 | $\mathrm{~V}_{\mathrm{SS}}$ |

## Set $V_{\text {OP }}$ value:

The operation voltage $\mathrm{V}_{\mathrm{LCD}}$ can be set by software. The generated voltage is dependent of the temperature, the programmed temperature coefficient (TC), and the programmed voltage at reference temperature ( $\mathrm{T}_{\mathrm{CUT}}$ ).

$$
V_{L C D}=(a+V O P \cdot b)+\left(T-T_{C U T}\right) \cdot T C
$$

The voltage at reference temperature $\left(\mathrm{V}_{\mathrm{LCD}}\left(\mathrm{T}=\mathrm{T}_{\mathrm{CUT}}\right)\right)$ can be calculated as:

$$
V_{L C D}=(a+V O P \cdot b)
$$

The parameters are explained in table 6.
The maximum voltage that can be generated is depending on the $\mathrm{V}_{\mathrm{DD} 2 / 2} \mathrm{HV}$ Voltage and the display load current. The relation ship is shown in Fig. 16.
The charge pump is turned off if Vop[6:0] is set to zero.
For Mux 1:65 the optimum operation voltage of the liquid can be calculated as:
$\mathrm{V}_{\mathrm{LCD}}=\frac{1+\sqrt{65}}{\sqrt{2 \cdot\left(1-\frac{1}{\sqrt{65}}\right)}} \cdot \mathrm{V}_{\mathrm{th}}=6.85 \cdot \mathrm{~V}_{\mathrm{th}}$
where $V_{\text {th }}$ is the threshold voltage of the liquid crystal material used.


Fig. $15 \mathrm{~V}_{\mathrm{OP}}$ programming of PCF8549.
Table 6 Typical values for parameters for the HV-Generator programming

| SYMBOL |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: |
| a |  | 7.06 | V |
| b |  | 0.06 | V |
| $\mathrm{T}_{\text {CUT }}$ |  | 16 | ${ }^{0} \mathrm{C}$ |
| TC | 00 | $-0.142 \cdot 10^{-3} \cdot V_{\text {LCD }}\left(T=T_{C U T}\right)$ | V/ ${ }^{\circ} \mathrm{C}$ |
|  | 01 | $-1.3 \cdot 10^{-3} \cdot \mathrm{~V}_{\text {LCD }}\left(\mathrm{T}=\mathrm{T}_{\text {CUT }}\right)$ | V/ ${ }^{\circ} \mathrm{C}$ |
|  | 10 | $-2.467 \cdot 10^{-3} \cdot V_{L C D}\left(T=T_{C U T}\right)$ | V/ ${ }^{\circ} \mathrm{C}$ |
|  | 11 | $-3.483 \cdot 10^{-3} \cdot \mathrm{~V}_{\text {LCD }}\left(\mathrm{T}=\mathrm{T}_{\text {CUT }}\right)$ | V/ ${ }^{\circ} \mathrm{C}$ |

## LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134); all voltages referred to $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ unless otherwise specified.

| SYMBOL | PARAMETER | MIN | MAX | UNIT |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | supply voltage range | -0.5 | +7 | V |
| $\mathrm{~V}_{\mathrm{LCD}}$ | supply voltage range LCD | -0.5 | +17 | V |
| $\mathrm{I}_{\mathrm{SS}}$ | supply current | -50 | 50 | mA |
| $\mathrm{~V}_{\mathrm{i}} \mathrm{V}_{\mathrm{O}}$ | input/output voltage range | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{OLCD}}$ | LCD output voltage range | -0.5 | $\mathrm{~V}_{\mathrm{LCD}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{i}}$ | DC input current | -10 | 10 | mA |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current | -10 | 10 | mA |
| $\mathrm{P}_{\text {TOT }}$ | power dissipation per package | - | 300 | mW |
| $\mathrm{P}_{\mathrm{O}}$ | power dissipation per output | - | 50 | mW |
| $\mathrm{~T}_{\mathrm{AMB}}$ | operating ambient temperature. <br> range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{STG}}$ | storage temperature range | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

## Notes

1. Stresses above those listed under Limiting Values may cause permanent damage to the device.
2. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to $V_{S S}$ unless otherwise noted.
3. with external LCD supply voltage external supplied (voltage generator disabled). $\mathrm{V}_{\mathrm{DDmax}}\left(\mathrm{V}_{\mathrm{DD2} 2}, \mathrm{~V}_{\mathrm{DD} 2} \mathrm{HV}\right)$ is $\mathbf{5 V}$ if LCD supply voltage is internally generated (voltage generator enabled).

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices"). The PCF8549 withstands the following stress:

- approximately 1.0 kV Human Body Model
- approximately 150V Machine Model


## DC CHARACTERISTICS

Table $7 \mathrm{~V}_{\mathrm{DD} 1}=1.5$ to $6 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD} 2 / 2 \_\mathrm{HV}}=2.4$ to $5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD} 2}=\mathrm{V}_{\mathrm{DD} 2 \_} \mathrm{HV} ; \mathrm{V}_{\mathrm{SS} 1}=\mathrm{V}_{\mathrm{SS} 2}=\mathrm{V}_{\mathrm{SS} 2 \_} \mathrm{HV}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=7$ to 16 V ; $\mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD1 }}$ | Logic supply voltage range |  | 1.5 | 3 | 6 | V |
| $\mathrm{V}_{\mathrm{DD} 2}$, <br> $V_{\text {DD2 }} \mathrm{HV}$ | HV Generator supply range |  | 2.4 |  | 5 | V |
| $\mathrm{I}_{\text {VDD1 }}$ | supply current internal VLCD | $\begin{aligned} & \mathrm{V}_{\mathrm{LCD}}=10.0 \mathrm{~V} ; \mathrm{f}_{\mathrm{SCl}}=0 ; \\ & \text { display load }=0 ; \end{aligned}$ |  | 30 | 80 | $\mu \mathrm{A}$ |
| IVDD2/2_HV | supply current internal VLCD | $\begin{aligned} & \mathrm{V}_{\mathrm{LCD}}=10.0 \mathrm{~V} ; \mathrm{f}_{\mathrm{SCl}}=0 ; \\ & \text { display load }=0 ;{ }^{(1)(5)} \end{aligned}$ |  | 600 | 1200 | $\mu \mathrm{A}$ |
| IVDD1 | supply current external V LCD | $\begin{aligned} & \mathrm{V}_{\mathrm{LCD}}=10.0 \mathrm{~V} ; \mathrm{f}_{\mathrm{SCl}}=0 ; \\ & \text { display load }=0 ; \end{aligned}$ |  | 30 | 80 | $\mu \mathrm{A}$ |
| IVDD2/2_HV | supply current external V LCD | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{LCD}}=10.0 \mathrm{~V} ; \mathrm{f}_{\mathrm{SCl}}=0 ; \\ & \text { display load }=0 ;(2)(5) \end{aligned}$ |  | 0 | 10 | $\mu \mathrm{A}$ |
| IVDD1 | supply current | $\begin{aligned} & \text { power-down mode; } \mathrm{V}_{\mathrm{LCD}}=0 \mathrm{~V} \text {; } \\ & \mathrm{f}_{\mathrm{scl}}=0 \text {; display load }=0 \end{aligned}$ |  | 0.5 | 10 | $\mu \mathrm{A}$ |
| ILCD | supply current external VLCD | $\begin{aligned} & \mathrm{V}_{\mathrm{LCD}}=10 \mathrm{~V} ; \mathrm{f}_{\mathrm{SCL}}=0, \\ & \text { display load }=0 ;(2) \end{aligned}$ |  | 50 | 130 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {LCD (tol) }}$ | $V_{\text {LCD }}$ tolerance internal generated | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=10 \mathrm{~V} ; \mathrm{f}_{\mathrm{SCL}}=0 ; \\ & \text { display load }=0 ;(3)(4)(6) \end{aligned}$ |  |  | +/-500 | mV |
| $\mathrm{V}_{\text {IL }}$ | LOW level input voltage |  | $\mathrm{V}_{\text {SS }}$ |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| IOL | LOW level output current (SDA) | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V} \end{aligned}$ |  | 3.0 |  | mA |
| $\mathrm{I}_{\mathrm{L}}$ | leakage current | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{SS} 1}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| R Row | Row output resistance R0 to R64 |  |  | 12 | 20 | kOhm |
| $\mathrm{R}_{\mathrm{COL}}$ | Column output resistance C0 to C101 |  |  | 12 | 20 | kOhm |

## Note

1. When a display is connected the $\mathrm{I}_{\mathrm{VDD} 2} \mathrm{Hv}$ increases with 7 x display load current due to 7 stage charge pump.
2. With external $\mathrm{V}_{\mathrm{LCD}}$, the display load current does not translate into increased $\mathrm{I}_{\mathrm{VDD2}}$ _HV.
3. For TC1, TC2 and TC3
4. The maximum possible VLCD voltage that may be generated is dependent on voltage ( $\mathrm{V}_{\mathrm{DD} 2 / 2 \_\mathrm{HV}}$ ), temperature and (display) load.
5. $\mathrm{V}_{\mathrm{DD} 2} \mathrm{~V}_{\mathrm{DD} 2 \text { _HV }}$ connected together
6. Difference to the theoretical value given by equation 1

## AC CHARACTERISTICS

Table $8 \quad \mathrm{~V}_{\mathrm{DD} 1}=1.5$ to $6 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD} 2 / 2} \mathrm{HV}=2.4$ to $5.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD} 2}=\mathrm{V}_{\mathrm{DD} 2 \_} \mathrm{HV} ; \mathrm{V}_{\mathrm{SS} 1}=\mathrm{V}_{\mathrm{SS} 2}=\mathrm{V}_{\mathrm{SS} 2 \_} \mathrm{HV}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=7$ to 16 V ; $\mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {OSC }}$ | oscillator frequency |  | 19 | 32 | 64 | kHz |
| $\mathrm{f}_{\text {EXT }}$ | external clock frequency | (2) | 10 | 32 | 64 | kHz |
| $\mathrm{t}_{\text {start }}$ | oscillator start up time | (5) | - | 450 | 1600 | us |
| $\mathrm{f}_{\text {FRAME }}$ | frame frequency | $\mathrm{f}_{\text {EXT }}=32 \mathrm{kHz}$; ${ }^{(1)}$ | - | 62 | - | Hz |
| tvhri | VDD to $\overline{\mathrm{RES}}$ Low | (5) |  |  | 1 | ms |
| tpWRES | reset low pulse width |  | 400 | - | - | ns |
| $I^{2} \mathrm{C}$ timing characteristics |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SCLK }}$ | SCL clock frequency | (6) | DC | - | 400 | kHz |
| tLow | SCL clock low period |  | 1.3 | - | - | us |
| $\mathrm{t}_{\text {HIGH }}$ | SCL clock high period |  | 0.6 | - | - | us |
| tsu;Data | Data set-up time |  | 100 | - | - | ns |
| $\mathrm{t}_{\mathrm{HD} ; \text { Data }}$ | Data hold time |  | 0 | - | 0.9 | us |
| $\mathrm{t}_{\mathrm{R}}$ | SCL and SDA rise time | (3) | $20+0.1 \mathrm{Cb}$ | - | 300 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | SCL and SDA fall time | (3) | $20+0.1 \mathrm{Cb}$ | - | 300 | ns |
| $\mathrm{c}_{\mathrm{b}}$ | Capacitive load represented by each bus line |  | - | - | 400 | pF |
| tsu;STA | setup time for a repeated START condition |  | 0.6 | - | - | us |
| $\mathrm{t}_{\text {HD; }}$ STA | start condition hold time |  | 0.6 | - | - | us |
| $\mathrm{t}_{\text {SU; }}$ DAT | data set-up time |  | 100 | - | - | ns |
| $\mathrm{t}_{\text {HD } ; \text { DAT }}$ | data hold-time |  | 0 | - | - | ns |
| $\mathrm{t}_{\text {SU; }}$ STO | setup time for STOP condition |  | 0.6 | - | - | us |
| tsw | tolerable spike width on bus | (4) | - | - | 50 | ns |
| $\mathrm{t}_{\text {BUF }}$ | BUS free time between a STOP and START condition |  | 1.3 | - | - | us |

## Note

1. $f_{\text {FRAME }}=\frac{f_{E X T}}{520}$
2. Duty cycle of $50+/-5 \%$.
3. The rise and fall times specified here refer to the driver device (i.e. not PCF8549) and are part of the general fast $I^{2} \mathrm{C}$-bus specification. When PCF8549 asserts an acknowledge on SDA, the minimum fall time is $10 \mathrm{~ns} . \mathrm{C}_{\mathrm{b}}=$ capacitive load per bus line.
4. The device inputs SDA and SCL are filtered and will reject spikes on the bus lines of width $<t_{\text {Sw }}$ (max) .
5. Not tested in production
6. Only for VDD1 $=2 \mathrm{~V}$ to 6 V

## TYPICAL CHARACTERISTICS



Fig. 16 VLCD dependency of VDD2,
VDD2_HV and load current. Programmed
VLCD=15.8V (@ Room Temperature in special Test mode)

## RESET



Fig. 17 Reset timing.

## APPLICATION INFORMATION

Table 9 programming example for PCF8549

| STEP |  |  |  |  |  |  |  |  | DISPLAY | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |  |
| 1 | $1^{2} \mathrm{C}$ start |  |  |  |  |  |  |  |  |  |
| 2 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  | Slave address for write |
| 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | Control byte with cleared $\mathrm{C}_{\mathrm{O}}$ bit and D/C set to 0 . |
| 4 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |  | Function Set PD = 0; V = 0; select extended instruction set ( $\mathrm{H}=1$ mode) |
| 5 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |  | Set Bias System 2. This is the recommended Bias System for a multiplex rate 1:65 |
| 6 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |  | set $V_{\mathrm{OP}}$ <br> $\mathrm{V}_{\mathrm{OP}}$ is set to $\mathrm{a}+16 \times \mathrm{b}$ [V]. <br> Please note: The required voltage is depending on the liquid. |
| 7 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  | Function Set PD = 0; V = 0; select normal instruction set ( $\mathrm{H}=0$ mode) |
| 8 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  | Display Control set normal mode ( $\mathrm{D}=1$ and $\mathrm{E}=0$ ) |
| 9 | $1^{2} \mathrm{C}$ start |  |  |  |  |  |  |  |  | Restart: To write into the Display RAM the D/C must be set to 1 ; therefore a control byte is needed. |
| 10 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  | Slave address for write |
| 11 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | Control byte with cleared $\mathrm{C}_{\mathrm{O}}$ bit and $D / \bar{C}$ set to 1 . |
| 12 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  | Data Write $Y$ and $X$ are initialized to 0 by default, so they aren't set here |
| 13 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  | Data Write |
| 14 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  | Data Write |

$65 \times 102$ pixels matrix LCD driver
PCF8549

| STEP |  |  |  |  |  |  |  |  | DISPLAY | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |  |
| 15 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | Data Write |
| 16 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  | Data Write |
| 17 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  | Data Write |
| 18 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  | Data Write |
| 19 | $1^{2} \mathrm{C}$ st |  |  |  |  |  |  |  |  | Restart |
| 20 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  | Slave address for write |
| 21 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | Control byte with set $\mathrm{C}_{0}$ bit and $\mathrm{D} / \overline{\mathrm{C}}$ set to 0 . |
| 22 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | $\square$ | Display Control Set inverse video mode ( $D=1$ and $E=1$ ) |
| 23 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | Control byte with set $\mathrm{C}_{\mathrm{O}}$ bit and $D / \bar{C}$ set to 0 . |
| 24 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | FI | Set X address of RAM set address to '0000000' |
| 25 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | Control byte with set $\mathrm{C}_{\mathrm{O}}$ bit and $D / \bar{C}$ set to 1 . |
| 26 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | Data Write |
| 27 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | Control byte with cleared $\mathrm{C}_{\mathrm{O}}$ bit and $D / \bar{C}$ set to 0 . |
| 28 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | Set X address of RAM Set address to '0000000' |
| 29 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | Set Read Modify Write Mode |


| STEP |  |  |  |  |  |  |  |  | DISPLAY | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |  |
| 30 | $\mathrm{I}^{2} \mathrm{C}$ start |  |  |  |  |  |  |  |  | Restart |
| 31 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  | Slave address for write |
| 32 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | Control byte with set $\mathrm{C}_{0}$ bit and D/ $\bar{C}$ set to 1 . |
| 33 | $1^{2} \mathrm{C}$ start |  |  |  |  |  |  |  |  | Restart |
| 34 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |  | Slave address for read |
| 35 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | Read Data From <br> Address ‘0000000’ |
| 36 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | Read Data From Address '0000000’ again. Master does not send an acknowledge to stop the read access. |
| 37 | $1^{2} \mathrm{C}$ start |  |  |  |  |  |  |  |  | Restart |
| 38 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  | Slave address for write |
| 39 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | Control byte with set $\mathrm{C}_{\mathrm{O}}$ bit and $D / \bar{C}$ set to 1 . |
| 40 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  | Write Data |
| 41 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | Control byte with set $\mathrm{C}_{\mathrm{O}}$ bit and $\mathrm{D} / \overline{\mathrm{C}}$ set to 0 . |
| 42 | $1^{2} \mathrm{C}$ start |  |  |  |  |  |  |  |  | Restart |
| 43 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |  | Slave address for read |
| 44 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\#$ | Read Status Byte |

## APPLICATION INFORMATION



Fig. 18 Application diagram: Connecting the I2C Interface


Fig. 19 Application diagram: Connecting the power supplies

The pinning of the PCF8549 is optimized for single plane wiring e.g. for chip-on-glass display modules.
Display size: $65 \times 102$ pixels.

## CHIP INFORMATION

The PCF8549 is manufactured in n-well CMOS technology.
The substrate is on $\mathrm{V}_{\mathrm{SS}}$ potential.

## BONDING PADS

|  | VALUE | UNIT |
| :--- | :--- | :--- |
| Pad pitch | min. 100 | $\mu \mathrm{~m}$ |
| Pad size, alumin. | $80 \times 100$ | $\mu \mathrm{~m}$ |
| Passivation. | $48 \times 78$ | $\mu \mathrm{~m}$ |
| Bumps | $60( \pm 6) \times 90( \pm 6) \times 17.5( \pm 5)$ | $\mu \mathrm{m}$ |
| Wafer thickness | $380( \pm 25)$ | $\mu \mathrm{m}$ |

$65 \times 102$ pixels matrix LCD driver
PCF8549

Table 10 Bonding pad locations (dimensions in um).

| Pad | Pad name | X | Y |
| :---: | :---: | :---: | :---: |
| 1 | T2 | 7359.5 | 2462 |
| 2 | SA0 | 6958 | 2462 |
| 3 | T7 | 6679 | 2462 |
| 4 | T6 | 6400 | 2462 |
| 5 | T5 | 6121 | 2462 |
| 6 | T4 | 5841.5 | 2462 |
| 7 | T3 | 5431.5 | 2462 |
| 8 | T1 | 5022 | 2462 |
| 9 | VSS1 | 4724 | 2458 |
| 10 | VSS1 | 4624 | 2458 |
| 11 | VSS2_HV | 4359 | 2458 |
| 12 | VSS2_HV | 4259 | 2458 |
| 13 | VSS2_HV | 4159 | 2458 |
| 14 | VSS2 | 3458.5 | 2458 |
| 15 | VLCD1 | 2580 | 2462 |
| 16 | VLCD2 | 2294 | 2462 |
| 17 | ROW<0> | 1870 | 2437 |
| 18 | ROW<2> | 1770 | 2437 |
| 19 | ROW<4> | 1670 | 2437 |
| 20 | ROW<6> | 1570 | 2437 |
| 21 | ROW<8> | 1470 | 2437 |
| 22 | ROW<10> | 1370 | 2437 |
| 23 | ROW<12> | 1270 | 2437 |
| 24 | ROW<14> | 1170 | 2437 |
| 25 | ROW<16> | 1070 | 2437 |
| 26 | ROW<18> | 970 | 2437 |
| 27 | ROW<20> | 870 | 2437 |
| 28 | ROW<22> | 770 | 2437 |
| 29 | ROW<24> | 670 | 2437 |
| 30 | ROW<26> | 570 | 2437 |
| 31 | ROW<28> | 470 | 2437 |
| 32 | ROW<30> | 370 | 2437 |
| 33 | Dummy 4 | 270 | 2437 |
| 34 | Dummy 5 | 170 | 2437 |
| 35 | Dummy 6 | 70 | 2437 |
| 36 | Dummy 3 | 70 | 84 |
| 37 | Dummy 2 | 170 | 84 |
| 38 | Dummy 1 | 270 | 84 |
| 39 | ROW<64> | 370 | 84 |
| 40 | ROW<62> | 470 | 84 |


| Pad | Pad name | X | Y |
| :---: | :---: | :---: | :---: |
| 41 | ROW<60> | 570 | 84 |
| 42 | ROW<58> | 670 | 84 |
| 43 | ROW<56> | 770 | 84 |
| 44 | ROW<54> | 870 | 84 |
| 45 | ROW<52> | 970 | 84 |
| 46 | ROW<50> | 1070 | 84 |
| 47 | ROW<48> | 1170 | 84 |
| 48 | ROW<46> | 1270 | 84 |
| 49 | ROW<44> | 1370 | 84 |
| 50 | ROW<42> | 1470 | 84 |
| 51 | ROW<40> | 1570 | 84 |
| 52 | ROW<38> | 1670 | 84 |
| 53 | ROW<36> | 1770 | 84 |
| 54 | ROW<34> | 1870 | 84 |
| 55 | ROW<32> | 2137 | 84 |
| 56 | COL<101> | 2812 | 84 |
| 57 | COL<100> | 2914 | 84 |
| 58 | COL<99> | 3014 | 84 |
| 59 | COL<98> | 3114 | 84 |
| 60 | COL<97> | 3214 | 84 |
| 61 | COL<96> | 3314 | 84 |
| 62 | COL<95> | 3560 | 84 |
| 63 | COL<94> | 3660 | 84 |
| 64 | COL<93> | 3760 | 84 |
| 65 | COL<92> | 3860 | 84 |
| 66 | COL<91> | 3960 | 84 |
| 67 | COL<90> | 4060 | 84 |
| 68 | COL<89> | 4160 | 84 |
| 69 | COL<88> | 4260 | 84 |
| 70 | COL<87> | 4360 | 84 |
| 71 | COL<86> | 4460 | 84 |
| 72 | COL<85> | 4560 | 84 |
| 73 | COL<84> | 4660 | 84 |
| 74 | COL<83> | 4760 | 84 |
| 75 | COL<82> | 4860 | 84 |
| 76 | COL<81> | 4960 | 84 |
| 77 | COL<80> | 5060 | 84 |
| 78 | COL<79> | 5306 | 84 |
| 79 | COL<78> | 5406 | 84 |
| 80 | COL<77> | 5506 | 84 |

$65 \times 102$ pixels matrix LCD driver

| Pad | Pad name | X | Y |
| :---: | :---: | :---: | :---: |
| 81 | COL<76> | 5606 | 84 |
| 82 | COL<75> | 5706 | 84 |
| 83 | COL<74> | 5806 | 84 |
| 84 | COL<73> | 5906 | 84 |
| 85 | COL<72> | 6006 | 84 |
| 86 | COL<71> | 6106 | 84 |
| 87 | COL<70> | 6206 | 84 |
| 88 | COL<69> | 6306 | 84 |
| 89 | COL<68> | 6406 | 84 |
| 90 | COL<67> | 6506 | 84 |
| 91 | COL<66> | 6606 | 84 |
| 92 | COL<65> | 6706 | 84 |
| 93 | COL<64> | 6806 | 84 |
| 94 | COL<63> | 7052 | 84 |
| 95 | COL<62> | 7152 | 84 |
| 96 | COL<61> | 7252 | 84 |
| 97 | COL<60> | 7352 | 84 |
| 98 | COL<59> | 7452 | 84 |
| 99 | COL<58> | 7552 | 84 |
| 100 | COL<57> | 7652 | 84 |
| 101 | COL<56> | 7752 | 84 |
| 102 | COL<55> | 7852 | 84 |
| 103 | COL<54> | 7952 | 84 |
| 104 | COL<53> | 8052 | 84 |
| 105 | COL<52> | 8152 | 84 |
| 106 | COL<51> | 8252 | 84 |
| 107 | COL<50> | 8352 | 84 |
| 108 | COL<49> | 8452 | 84 |
| 109 | COL<48> | 8552 | 84 |
| 110 | COL<47> | 8798 | 84 |
| 111 | COL<46> | 8898 | 84 |
| 112 | COL<45> | 8998 | 84 |
| 113 | COL<44> | 9098 | 84 |
| 114 | COL<43> | 9198 | 84 |
| 115 | COL<42> | 9298 | 84 |
| 116 | COL<41> | 9398 | 84 |
| 117 | COL<40> | 9498 | 84 |
| 118 | COL<39> | 9598 | 84 |
| 119 | COL<38> | 9698 | 84 |
| 120 | COL<37> | 9798 | 84 |


| Pad | Pad name | X | Y |
| :---: | :---: | :---: | :---: |
| 121 | COL<36> | 9898 | 84 |
| 122 | COL<35> | 9998 | 84 |
| 123 | COL<34> | 10098 | 84 |
| 124 | COL<33> | 10198 | 84 |
| 125 | COL<32> | 10298 | 84 |
| 126 | COL<31> | 10544 | 84 |
| 127 | COL<30> | 10644 | 84 |
| 128 | COL<29> | 10744 | 84 |
| 129 | COL<28> | 10844 | 84 |
| 130 | COL<27> | 10944 | 84 |
| 131 | COL<26> | 11044 | 84 |
| 132 | COL<25> | 11144 | 84 |
| 133 | COL<24> | 11244 | 84 |
| 134 | COL<23> | 11344 | 84 |
| 135 | COL<22> | 11444 | 84 |
| 136 | COL<21> | 11544 | 84 |
| 137 | COL<20> | 11644 | 84 |
| 138 | COL<19> | 11744 | 84 |
| 139 | COL<18> | 11844 | 84 |
| 140 | COL<17> | 11944 | 84 |
| 141 | COL<16> | 12044 | 84 |
| 142 | COL<15> | 12290 | 84 |
| 143 | COL<14> | 12390 | 84 |
| 144 | COL<13> | 12490 | 84 |
| 145 | COL<12> | 12590 | 84 |
| 146 | COL<11> | 12690 | 84 |
| 147 | COL<10> | 12790 | 84 |
| 148 | COL〈9> | 12890 | 84 |
| 149 | COL<8> | 12990 | 84 |
| 150 | COL<7> | 13090 | 84 |
| 151 | COL<6> | 13190 | 84 |
| 152 | COL<5> | 13290 | 84 |
| 153 | COL<4> | 13390 | 84 |
| 154 | COL<3> | 13490 | 84 |
| 155 | COL<2> | 13590 | 84 |
| 156 | COL<1> | 13690 | 84 |
| 157 | COL<0> | 13790 | 84 |
| 158 | ROW<33> | 14204 | 84 |
| 159 | ROW<35> | 14304 | 84 |
| 160 | ROW<37> | 14404 | 84 |

$65 \times 102$ pixels matrix LCD driver
PCF8549

| Pad | Pad name | X | Y |
| :---: | :---: | :---: | :---: |
| 161 | ROW<39> | 14504 | 84 |
| 162 | ROW<41> | 14604 | 84 |
| 163 | ROW<43> | 14704 | 84 |
| 164 | ROW<45> | 14804 | 84 |
| 165 | ROW<47> | 14904 | 84 |
| 166 | ROW<49> | 15004 | 84 |
| 167 | ROW<51> | 15104 | 84 |
| 168 | ROW<53> | 15204 | 84 |
| 169 | ROW<55> | 15304 | 84 |
| 170 | ROW<57> | 15404 | 84 |
| 171 | ROW<59> | 15504 | 84 |
| 172 | ROW<61> | 15604 | 84 |
| 173 | ROW<63> | 15704 | 84 |
| 174 | Dummy 7 | 15804 | 84 |
| 175 | Dummy 8 | 15904 | 84 |
| 176 | Dummy 9 | 16004 | 84 |
| 177 | Dummy 12 | 15961 | 2437 |
| 178 | Dummy 11 | 15861 | 2437 |
| 179 | Dummy 10 | 15761 | 2437 |
| 180 | ROW<31> | 15661 | 2437 |
| 181 | ROW<29> | 15561 | 2437 |
| 182 | ROW<27> | 15461 | 2437 |
| 183 | ROW<25> | 15361 | 2437 |
| 184 | ROW<23> | 15261 | 2437 |
| 185 | ROW<21> | 15161 | 2437 |
| 186 | ROW<19> | 15061 | 2437 |
| 187 | ROW<17> | 14961 | 2437 |
| 188 | ROW<15> | 14861 | 2437 |
| 189 | ROW<13> | 14761 | 2437 |
| 190 | ROW<11> | 14661 | 2437 |
| 191 | ROW<9> | 14561 | 2437 |
| 192 | ROW<7> | 14461 | 2437 |
| 193 | ROW<5> | 14361 | 2437 |
| 194 | ROW<3> | 14261 | 2437 |
| 195 | ROW<1> | 14161 | 2437 |
| 196 | OSC | 13738 | 2462 |
| 197 | VDD1 | 13147 | 2461 |
| 198 | VDD1 | 13047 | 2461 |
| 199 | VDD1 | 12947 | 2461 |
| 200 | VDD2 | 12145 | 2461 |


| Pad | Pad name | X | Y |
| :--- | :--- | :--- | :--- |
| 201 | VDD2_HV_I <br> N | 11145 | 2461 |
| 202 | VDD2_HV_I <br> N | 11045 | 2461 |
| 203 | VDD2_HV_I <br> N | 10945 | 2461 |
| 204 | RES_B_IN | 10627 | 2462 |
| 205 | SDA_OUT | 10333.5 <br> 5 | 2462 |
| 206 | SDA_IN | 9412.4 | 2462 |
| 207 | SDA_IN | 9212.4 | 2462 |
| 208 | SCL_IN | 8256.8 | 2462 |
| 209 | SCL_IN | 8056.8 | 2462 |
|  | Recpat C1 | 16275 | 2437 |
|  | Recpat C2 | 2301 | 80 |
|  | Recpat F | 304 | 1824 |

## DEFINITIONS

| Data sheet status |  |
| :--- | :--- |
| Objective specification | This data sheet contains target or goal specifications for product development. |
| Preliminary specification | This data sheet contains preliminary data; supplementary data may be published later. |
| Product specification | This data sheet contains final product specifications. |
| Limiting values | Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or <br> more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation <br> of the device at these or at any other conditions above those given in the Characteristics sections of the specification <br> is not implied. Exposure to limiting values for extended periods may affect device reliability. |

Application information
Where application information is given, it is advisory and does not form part of the specification.

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

## PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips' ${ }^{2} \mathrm{C}$ patent to use the components in the $I^{2} \mathrm{C}$ system provided the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ specification defined by Philips. This specification can be ordered using the code 939839340011.

## NOTES

# Philips Semiconductors - a worldwide company 

## Argentina: see South America

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. +61 29805 4455, Fax. +61 298054466
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010, Fax. +43160 1011210
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172200 733, Fax. +375 172200773
Belgium: see The Netherlands
Brazil: see South America
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor 51 James Bourchier Blvd., 1407 SOFIA,
Tel. +359 2689 211, Fax. +359 2689102
Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 8002347381
China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. +852 2319 7888, Fax. +852 23197700
Colombia: see South America
Czech Republic: see Austria
Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. +453288 2636, Fax. +4531570044
Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. +3589615800, Fax. +358961580920
France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 14099 6161, Fax. +33 140996427
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,
Tel. +49 402353 60, Fax. +49 4023536300
Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,
Tel. +30 14894 339/239, Fax. +30 14814240

## Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor,
254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. +9122493 8541, Fax. +91224930966
Indonesia: see Singapore
Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. +353 17640 000, Fax. +353 17640200
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,
TEL AVIV 61180, Tel. +972 3645 0444, Fax. +972 36491007
Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3,
20124 MILANO, Tel. +39 26752 2531, Fax. +39 267522557
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108,
Tel. +81 33740 5130, Fax. +81 337405077
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,
Tel. +82 2709 1412, Fax. +82 27091415
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3750 5214, Fax. +60 37574880
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,
Tel. +9-5 8002347381
Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +314027 82785, Fax. +31402788399
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9849 4160, Fax. +64 98497811
Norway: Box 1, Manglerud 0612, OSLO,
Tel. +47 2274 8000, Fax. +47 22748341
Philippines: Philips Semiconductors Philippines Inc.,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. +63 2816 6380, Fax. +63 28173474
Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA,
Tel. +48 22612 2831, Fax. +48 226122327
Portugal: see Spain
Romania: see Italy
Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095755 6918, Fax. +7 0957556919
Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,
Tel. +65 350 2538, Fax. +65 2516500
Slovakia: see Austria
Slovenia: see Italy
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11470 5911, Fax. +27 114705494
South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil,
Tel. +55 11821 2333, Fax. +55 118212382
Spain: Balmes 22, 08007 BARCELONA,
Tel. +34 3301 6312, Fax. +34 33014107
Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. +46 8632 2000, Fax. +46 86322745
Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. +41 1488 2686, Fax. +41 14817730
Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 22134 2865, Fax. +886 221342874
Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +662745 4090, Fax. +66 23980793
Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212279 2770, Fax. +90 2122826707
Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44264 2776, Fax. +380 442680461
United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181730 5000, Fax. +44 1817548421
United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 8002347381
Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11625 344, Fax.+381 11635777

For all other countries apply to: Philips Semiconductors,
Internet: http://www.semiconductors.philips.com International Marketing \& Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 402724825
© Philips Electronics N.V. 1997
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

