捷多邦,专业PCB打样工厂,24小**吃N54F8**6, SN74F86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SDFS019B - JANUARY 1989 - REVISED JANUARY 1997

Package Options Include Plastic
Small-Outline (D) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs

description

These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean function $Y = A \oplus B$ or $Y = \overline{AB} + A\overline{B}$ in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

The SN54F86 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F86 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each gate)

INP	UTS	OUTPUT				
Α	В	Υ				
L	L	L				
L	Н	Н				
Н	L	Н				
Н	Н	L				

SN54F86...J PACKAGE SN74F86...D OR N PACKAGE (TOP VIEW)



SN54F86 . . . FK PACKAGE (TOP VIEW)




NC – No internal connection

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






SN54F86, SN74F86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SDFS019B - JANUARY 1989 - REVISED JANUARY 1997

exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.

EXCLUSIVE OR



These are five equivalent exclusive-OR symbols valid for an 'F86 gate in positive logic; negation may be shown at any two ports.

LOGIC-IDENTITY ELEMENT	EVEN-PARITY ELEMENT	ODD-PARITY ELEMENT
=	2k	2k + 1
The output is active (low) if all inputs stand at the same logic level (i.e., A = B).	The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.	The output is active (high) if an odd number of outputs (i.e., only 1 of the 2) are active.

absolute maximum ratings over operating free-air temperature range (unless	otherwise noted)†
Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–1.2 V to 7 V
Input current range	–30 mA to 5 mA
Voltage range applied to any output in the high state	
Current into any output in the low state	
Package thermal impedance, θ _{JA} (see Note 2): D package	127°C/W
N package	78°C/W
Storage temperature range, T _{Stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input voltage ratings may be exceeded provided the input current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

		SN54F86			SN74F86			UNIT
			NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Ικ	Input clamp current			-18			-18	mA
IOH	I _{OH} High-level output current			-1			-1	mA
loL	Low-level output current			20			20	mA
T _A	Operating free-air temperature	-55		125	0		70	°C



SN54F86, SN74F86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SDFS019B - JANUARY 1989 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		;	SN54F86			SN74F86		
	'''	TEST CONDITIONS		TYP†	MAX	MIN	TYP†	MAX	UNIT
VIK	$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
Vo.,	$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -1 \text{ mA}$	2.5	3.4		2.5	3.4		V
VOH	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -1 \text{ mA}$				2.7			V
VOL	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 20 \text{ mA}$		0.3	0.5		0.3	0.5	V
lį	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
lіН	$V_{CC} = 5.5 V,$	V _I = 2.7 V			20			20	μΑ
Ι _Ι Γ	V _{CC} = 5.5 V,	V _I = 0.5 V			- 0.6			- 0.6	mA
los [‡]	V _{CC} = 5.5 V,	VO = 0	-60		-150	-60		-150	mA
Іссн	V _{CC} = 5.5 V,	See Note 3		15	23		15	23	mA
^I CCL	$V_{CC} = 5.5 \text{ V},$	V _I = 4.5 V		18	28		18	28	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

NOTE 3: I_{CCH} is measured with outputs open, and the A or B input (not both) at 4.5 V. Remaining inputs are grounded.

switching characteristics (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC} = 5 V, C_L = 50 pF, R_L = 500 Ω , T_A = 25°C			V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R_L = 500 Ω , T_A = MIN to MAX§				UNIT
			′F86		SN54F86		SN74F86			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B (other input low)	В	3	4	5.5	3	7	3	6.5	no
t _{PHL}		ī	3	4.2	5.5	2.6	8	3	6.5	ns
t _{PLH}	A or B (other input high)	V	3.5	5.3	7	3.5	10	3.5	8	nc
t _{PHL}		ſ	3	4.7	6.5	3	8	3	7.5	ns

[§] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

PROPAGATION DELAY TIMES (see Note D)

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- $C. \quad \text{All input pulses are supplied by generators having the following characteristics: } PRR \leq 1 \text{ MHz}, \ t_f = t_f \leq 2.5 \text{ ns}, \ \text{duty cycle} = 50\%.$

ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

- D. When measuring propagation delay times of 3-state outputs, switch S1 is open.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated