

# 捷多邦, 专业PCB打样工厂, 24小时加急出货 **ACTSO4**V/S

# Radiation Hardened Hex Inverter

January 1996

#### **Features**

- Devices QML Qualified in Accordance with MIL-PRF-38535
- Detailed Electrical and Screening Requirements are Contained in SMD# 5962-96712 and Intersil's QM Plan
- 1.25 Micron Radiation Hardened SOS CMOS
- Single Event Upset (SEU) Immunity: <1 x 10<sup>-10</sup> Errors/Bit/Day
- SEU LET Threshold . . . . . . . . . . . >100 MEV-cm<sup>2</sup>/mg
- Dose Rate Survivability......>10<sup>12</sup> RAD (Si)/s, 20ns Pulse
- Latch-Up Free Under Any Conditions
- Significant Power Reduction Compared to ALSTTL Logic
- DC Operating Voltage Range ...... 4.5V to 5.5V
- Input Logic Levels
  - VIL = 0.8V Max
  - VIH = VCC/2 Min
- Input Current  $\leq 1\mu A$  at VOL, VOH

#### Description


The Intersil ACTS04MS is a Radiation Hardened Hex Inverter.

The ACTS04MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.


The ACTS04MS is supplied in a 14 lead Ceramic Flatpack (K suffix) or a Ceramic Dual-In-Line Package (D suffix).

#### **Pinouts**

14 PIN CERAMIC DUAL-IN-LINE MIL-STD-1835
DESIGNATOR CDIP2-T14, LEAD FINISH C
TOP VIEW



14 PIN CERAMIC FLATPACK MIL-STD-1835 DESIGNATOR CDFP3-F14, LEAD FINISH C TOP VIEW




#### **TRUTH TABLE**

INPUTS	OUTPUTS	
An	Yn	
L	Н	
Н	- E-	

NOTE: L = Logic Level Low, H = Logic level High

### Functional Diagram



# Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
5962F9671201VCC	-55°C to +125°C	MIL-PRF-38535 Class V	14 Lead SBDIP
5962F9671201VXC	-55°C to +125°C	MIL-PRF-38535 Class V	14 Lead Ceramic Flatpack
ACTS04D/Sample	25°C	Sample	14 Lead SBDIP
ACTS04K/Sample	25°C	Sample	14 Lead Ceramic Flatpack
ACTS04HMSR	25°C	Die	Die



#### ACTS04MS

#### Die Characteristics

#### **DIE DIMENSIONS:**

88 mils x 88 mils 2240mm x 2240mm

#### **METALLIZATION:**

Type: AISi

Metal 1 Thickness: 7.125kÅ ±1.125kÅ Metal 2 Thickness: 9kÅ ±1kÅ

#### **GLASSIVATION:**

Type: SiO<sub>2</sub>

Thickness: 8kÅ ±1kÅ

#### WORST CASE CURRENT DENSITY:


 $< 2.0 \times 10^5 \text{ A/cm}^2$ 

#### **BOND PAD SIZE:**

4.3 mils x 4.3 mils >  $110\mu m$  x  $110\mu m$ 

## Metallization Mask Layout

#### ACTS04MS



- .. F40700

# ACTS04MS

All Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its

use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

### Sales Office Headquarters

#### **NORTH AMERICA**

Intersil Corporation 7585 Irvine Center Drive Suite 100 Irvine, CA 92618 TEL: (949) 341-7000

FAX: (949) 341-7123

Intersil Corporation 2401 Palm Bay Rd. Palm Bay, FL 32905 TEL: (321) 724-7000 FAX: (321) 724-7946 EUROPE Intersil Europe Sarl Ave. C - F Ramuz 43 CH-1009 Pully Switzerland

Switzerland TEL: +41 21 7293637 FAX: +41 21 7293684

#### ASIA

FAX: +852 2730 1433

Intersil Corporation
Unit 1804 18/F Guangdong Water Building
83 Austin Road
TST, Kowloon Hong Kong
TEL: +852 2723 6339