


**HEXFET® Power MOSFET**

- Surface Mount
- Available in Tape & Reel
- Dynamic dv/dt Rating
- P-Channel
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements




$V_{DSS} = -200V$
$R_{DS(on)} = 1.5\Omega$
$I_D = -3.5A$

**Description**

The HEXFET technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry and unique processing of the HEXFET design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The SMD-220 is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The SMD-220 is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application.



DATA SHEETS


**Absolute Maximum Ratings**

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ -10 V$	-3.5	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ -10 V$	-2.0	
$I_{DM}$	Pulsed Drain Current ①	-14	W
$P_D @ T_C = 25^\circ C$	Power Dissipation	40	
$P_D @ T_A = 25^\circ C$	Power Dissipation (PCB Mount)**	3.0	
	Linear Derating Factor	0.32	
	Linear Derating Factor (PCB Mount)**	0.025	W/°C
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$I_{LM}$	Inductive Current, Clamp	-14	A
dv/dt	Peak Diode Recovery dv/dt ③	-5.0	V/ns
$T_J, T_{STG}$	Junction and Storage Temperature Range	-55 to +150	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

**Thermal Resistance**

	Parameter	Min.	Typ.	Max.	Units
$R_{JC}$	Junction-to-Case	—	—	3.1	°C/W
$R_{JA}$	Junction-to-Ambient (PCB mount)**	—	—	40	
$R_{JA}$	Junction-to-Ambient	—	—	62	

\*\* When mounted on 1" square PCB (FR-4 or G-10 Material).



## Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	-200	—	—	V	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA
ΔV <sub>(BR)DSS/ΔT<sub>J</sub></sub>	Breakdown Voltage Temp. Coefficient	—	-0.22	—	V/°C	Reference to 25°C, I <sub>D</sub> =-1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	—	—	1.5	Ω	V <sub>GS</sub> =-10V, I <sub>D</sub> =-1.5A ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	-2.0	—	-4.0	V	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA
g <sub>fs</sub>	Forward Transconductance	1.0	—	—	S	V <sub>DS</sub> =-50V, I <sub>D</sub> =-1.5A ④
I <sub>DSS</sub>	Drain-to-Source Leakage Current	—	—	-100	μA	V <sub>DS</sub> =-200V, V <sub>GS</sub> =0V
		—	—	-500		V <sub>DS</sub> =-160V, V <sub>GS</sub> =0V, T <sub>J</sub> =125°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	—	—	-100	nA	V <sub>GS</sub> =-20V
	Gate-to-Source Reverse Leakage	—	—	100		V <sub>GS</sub> =20V
Q <sub>g</sub>	Total Gate Charge	—	—	22	nC	I <sub>D</sub> =-4.0A
Q <sub>gs</sub>	Gate-to-Source Charge	—	—	12		V <sub>DS</sub> =-160V
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge	—	—	10		V <sub>GS</sub> =-10V See Fig. 6 and 12 ④
t <sub>d(on)</sub>	Turn-On Delay Time	—	15	—	ns	V <sub>DD</sub> =-100V
t <sub>r</sub>	Rise Time	—	25	—		I <sub>D</sub> =-1.5A
t <sub>d(off)</sub>	Turn-Off Delay Time	—	20	—		R <sub>G</sub> =50Ω
t <sub>f</sub>	Fall Time	—	15	—		R <sub>D</sub> =67Ω See Figure 10 ④
L <sub>D</sub>	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6 mm (0.25in.) from package and center of die contact
L <sub>S</sub>	Internal Source Inductance	—	7.5	—		
C <sub>iss</sub>	Input Capacitance	—	350	—	pF	V <sub>GS</sub> =0V
C <sub>oss</sub>	Output Capacitance	—	100	—		V <sub>DS</sub> =-25V
C <sub>rss</sub>	Reverse Transfer Capacitance	—	30	—		f=1.0MHz See Figure 5

## Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	-3.5	A	MOSFET symbol showing the integral reverse p-n junction diode.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	—	—	-14		
V <sub>SD</sub>	Diode Forward Voltage	—	—	-7.0	V	T <sub>J</sub> =25°C, I <sub>S</sub> =-3.5A, V <sub>GS</sub> =0V ④
t <sub>rr</sub>	Reverse Recovery Time	—	300	450	ns	T <sub>J</sub> =25°C, I <sub>F</sub> =-3.5A
Q <sub>rr</sub>	Reverse Recovery Charge	—	1.9	2.9	μC	di/dt=100A/μs ④
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )				

### Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)

③ I<sub>SD</sub> ≤ -3.5A, di/dt ≤ 95A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>J</sub> ≤ 150°C

② Not Applicable

④ Pulse width ≤ 300 μs; duty cycle ≤ 2%.




Fig. 1 — Typical Output Characteristics




Fig. 2 — Typical Transfer Characteristics




Fig. 3 — Typical Saturation Characteristics




Fig. 4 — Maximum Safe Operating Area







Fig. 5 — Maximum Effective Transient Thermal Impedance, Junction-to-Case Vs. Pulse Duration




**Fig. 6 — Typical Transconductance Vs. Drain Current**




**Fig. 7 — Typical Source-Drain Diode Forward Voltage**




**Fig. 8 — Breakdown Voltage Vs. Temperature**




**Fig. 9 — Normalized On-Resistance Vs. Temperature**




**Fig. 10 — Typical Capacitance Vs. Drain-to-Source Voltage**




**Fig. 11 — Typical Gate Charge Vs. Negative VGS**




**Fig. 12 — Typical On-Resistance Vs. Drain Current**




**Fig. 13 — Maximum Drain Current Vs. Case Temperature**




**Fig. 14 — Power Vs. Temperature Derating Curve**




**Fig. 15 — Clamped Inductive Test Circuit**



**Fig. 16 — Clamped Inductive Waveforms**



**Fig. 17a — Switching Time Test Circuit**



**Fig. 17b — Switching Time Waveforms**




Fig. 18a — Basic Gate Charge Waveform




Fig. 18b — Gate Charge Test Circuit

**Appendix A:** Figure 14, Peak Diode Recovery  $dv/dt$  Test Circuit – See page 1506

**Appendix B:** Package Outline Mechanical Drawing – See page 1507

**Appendix C:** Part Marking Information – See page 1515

**Appendix D:** Tape & Reel Information – See page 1519