## FAN5236

## Dual Mobile－Friendly DDR／Dual－output PWM Controller

## Features

－Highly flexible dual synchronous switching PWM controller includes modes for：
－DDR mode with in－phase operation for reduced channel interference
－ $90^{\circ}$ phase shifted two－stage DDR Mode for reduced input ripple
－Dual Independent regulators $180^{\circ}$ phase shifted
－Complete DDR Memory power solution
－ $\mathrm{V}_{\mathrm{TT}}$ Tracks VDDQ／2
－VDDQ／2 Buffered Reference Output
－Lossless current sensing on low－side MOSFET or precision over－current using sense resistor
－ $\mathrm{V}_{\mathrm{CC}}$ Under－voltage Lockout
－Converters can operate from +5 V or 3.3 V or Battery power input（5 to 24 V ）
－Excellent dynamic response with Voltage Feed－Forward and Average Current Mode control
－Power－Good Signal
－Also supports DDR－II and HSTL
－Light load Hysteretic mode maximizes efficiency
－QSOP28，TSSOP28

## Applications

－ DDR $\mathrm{V}_{\mathrm{DDQ}}$ and $\mathrm{V}_{\mathrm{TT}}$ voltage generation
－Mobile PC dual regulator
－Server DDR power
－Hand－Held PC power

## General Description

The FAN5236 PWM controller provides high efficiency and regulation for two output voltages adjustable in the range from 0.9 V to 5.5 V that are required to power I／O，chip－sets， and memory banks in high－performance notebook comput－ ers，PDAs and Internet appliances．Synchronous rectification and hysteretic operation at light loads contribute to a high efficiency over a wide range of loads．The hysteretic mode of operation can be disabled separately on each PWM converter if PWM mode is desired for all load levels．Efficiency is even further enhanced by using MOSFET＇s $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ as a current sense component．

Feed－forward ramp modulation，average current mode con－ trol scheme，and internal feedback compensation provide fast response to load transients．Out－of－phase operation with 180 degree phase shift reduces input current ripple．The con－ troller can be transformed into a complete DDR memory power supply solution by activating a designated pin．In DDR mode of operation one of the channels tracks the out－ put voltage of another channel and provides output current sink and source capability－features essential for proper powering of DDR chips．The buffered reference voltage required by this type of memory is also provided．The FAN5236 monitors these outputs and generates separate PGx（power good）signals when the soft－start is completed and the output is within $\pm 10 \%$ of its set point．A built－in over－voltage protection prevents the output voltage from going above $120 \%$ of the set point．Normal operation is auto－ matically restored when the over－voltage conditions go away．Under－voltage protection latches the chip off when either output drops below $75 \%$ of its set value after the soft－ start sequence for this output is completed．An adjustable over－current function monitors the output current by sensing the voltage drop across the lower MOSFET．If precision cur－ rent－sensing is required，an external current－sense resistor may optionally be used．

## Generic Block Diagrams



Figure 1. Dual output regulator


Figure 2. Complete DDR Memory Power Supply

## Pin Configurations



## Pin Definitions

| Pin <br> Number | Pin Name | Pin Function Description |
| :---: | :---: | :---: |
| 1 | AGND | Analog Ground. This is the signal ground reference for the IC. All voltage levels are measured with respect to this pin. |
| $\begin{gathered} 2 \\ 27 \end{gathered}$ | LDRV1 <br> LDRV2 | Low-Side Drive. The low-side (lower) MOSFET driver output. Connect to gate of low-side MOSFET. |
| $\begin{gathered} 3 \\ 26 \end{gathered}$ | PGND1 PGND2 | Power Ground. The return for the low-side MOSFET driver. Connect to source of lowside MOSFET. |
| $\begin{gathered} 4 \\ 25 \end{gathered}$ | $\begin{aligned} & \text { SW1 } \\ & \text { SW2 } \end{aligned}$ | Switching node. Return for the high-side MOSFET driver and a current sense input. Connect to source of high-side MOSFET and low-side MOSFET drain. |
| $\begin{gathered} 5 \\ 24 \end{gathered}$ | HDRV1 | High-Side Drive. High-side (upper) MOSFET driver output. Connect to gate of high-side MOSFET. |
| $\begin{gathered} 6 \\ 23 \end{gathered}$ | $\begin{aligned} & \hline \text { BOOT1 } \\ & \text { BOOT2 } \end{aligned}$ | BOOT. Positive supply for the upper MOSFET driver. Connect as shown in Figure 3. |
| $\begin{gathered} 7 \\ 22 \end{gathered}$ | $\begin{aligned} & \text { ISNS1 } \\ & \text { ISNS2 } \end{aligned}$ | Current Sense input. Monitors the voltage drop across the lower MOSFET or external sense resistor for current feedback. |
| $\begin{gathered} 8 \\ 21 \end{gathered}$ | $\begin{aligned} & \text { EN1 } \\ & \text { EN2 } \end{aligned}$ | Enable. Enables operation when pulled to logic high. Toggling EN will also reset the regulator after a latched fault condition. These are CMOS inputs whose state is indeterminate if left open. |
| $\begin{gathered} 9 \\ 20 \end{gathered}$ | FPWM1 <br> FPWM2 | Forced PWM mode. When logic low, inhibits the regulator from entering hysteretic mode. Otherwise tie to VOUT. The regulator uses VOUT on this pin to ensure a smooth transition from Hysteretic mode to PWM mode. When VOUT is expected to exceed VCC, tie to VCC. |
| $\begin{aligned} & 10 \\ & 19 \end{aligned}$ | VSEN1 VSEN2 | Output Voltage Sense. The feedback from the outputs. Used for regulation as well as PG, under-voltage and over-voltage protection and monitoring. |
| 11 | ILIM1 | Current Limit 1. A resistor from this pin to GND sets the current limit. |
| $\begin{aligned} & 12 \\ & 17 \end{aligned}$ | $\begin{aligned} & \hline \text { SS1 } \\ & \text { SS2 } \end{aligned}$ | Soft Start. A capacitor from this pin to GND programs the slew rate of the converter during initialization. During initialization, this pin is charged with a $5 \mu \mathrm{~A}$ current source. |
| 13 | DDR | DDR Mode Control. High = DDR mode. Low $=2$ separate regulators operating $180^{\circ}$ out of phase. |

Pin Definitions (continued)

| 14 | VIN | Input Voltage. Normally connected to battery, providing voltage feed-forward to set the <br> amplitude of the internal oscillator ramp. When using the IC for 2-step conversion from 5V <br> input, connect through 100K to ground, which will set the appropriate ramp gain and <br> synchronize the channels $90^{\circ}$ out of phase. |
| :---: | :---: | :--- |
| 15 | PG1 | Power Good Flag. An open-drain output that will pull LOW when VSEN is outside of a <br> $\pm 10 \%$ range of the 0.9V reference. |
| 16 | PG2 / <br> REF2OUT | Power Good 2. When not in DDR Mode: Open-drain output that pulls LOW when the <br> VOUT is out of regulation or in a fault condition <br> Reference Out 2. When in DDR Mode, provides a buffered output of REF2. Typically <br> used as the VDDQ/2 reference. |
| 18 | ILIM2 / <br> REF2 | Current Limit 2. When not in DDR Mode, A resistor from this pin to GND sets the current <br> limit. <br> Reference for reg \#2 when in DDR Mode. Typically set to VOUT1 / 2. |
| 28 | VCC | VCC. This pin powers the chip as well as the LDRV buffers. The IC starts to operate when <br> voltage on this pin exceeds 4.6V (UVLO rising) and shuts down when it drops below 4.3V <br> (UVLO falling). |

## Absolute Maximum Ratings

Absolute maximum ratings are the values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

| Parameter | Min. | Typ. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| VCC Supply Voltage: |  |  | 6.5 | V |
| VIN |  |  | 27 | V |
| BOOT, SW, ISNS, HDRV |  |  | 33 | V |
| BOOTx to SWx |  |  | 6.5 | V |
| All Other Pins | -0.3 |  | VCC +0.3 | V |
| Junction Temperature (TJ $)$ | -40 |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Soldering Temperature, 10 seconds |  |  | 300 | ${ }^{\circ} \mathrm{C}$ |

## Recommended Operating Conditions

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Supply Voltage VCC |  | 4.75 | 5 | 5.25 | V |
| Supply Voltage VIN |  |  |  | 24 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | Note 1 | -10 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

Note 1: Industrial temperature range $\left(-40\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ may be special ordered from Fairchild. Please contact your authorized Fairchild representative for more information.

Electrical Specifications Recommended operating conditions, unless otherwise noted.

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supplies |  |  |  |  |  |
| VCC Current | LDRV, HDRV Open, VSEN forced above regulation point |  | 2.2 | 3.0 | mA |
|  | Shut-down (EN=0) |  |  | 30 | $\mu \mathrm{A}$ |
| VIN Current - Sinking | VIN $=24 \mathrm{~V}$ | 10 |  | 30 | $\mu \mathrm{A}$ |
| VIN Current - Sourcing | $\mathrm{VIN}=0 \mathrm{~V}$ |  | -15 | -30 | $\mu \mathrm{A}$ |
| VIN Current - Shut-down |  |  |  | 1 | $\mu \mathrm{A}$ |
| UVLO Threshold | Rising VCC | 4.3 | 4.55 | 4.75 | V |
|  | Falling | 4.1 | 4.25 | 4.45 | V |
| UVLO Hysteresis |  |  | 300 |  | mV |
| Oscillator |  |  |  |  |  |
| Frequency |  | 255 | 300 | 345 | KHz |
| Ramp Amplitude, pk-pk | $\mathrm{VIN}=16 \mathrm{~V}$ |  | 2 |  | V |
| Ramp Amplitude, pk-pk | $\mathrm{VIN}=5 \mathrm{~V}$ |  | 1.25 |  | V |
| Ramp Offset |  |  | 0.5 |  | V |
| Ramp / VIN Gain | $\mathrm{VIN} \geq 3 \mathrm{~V}$ |  | 125 |  | $\mathrm{mV} / \mathrm{V}$ |
| Ramp / VIN Gain | $1 \mathrm{~V}<\mathrm{VIN}<3 \mathrm{~V}$ |  | 250 |  | $\mathrm{mV} / \mathrm{V}$ |
| Reference and Soft Start |  |  |  |  |  |
| Internal Reference Voltage |  | 0.891 | 0.9 | 0.909 | V |
| Soft Start current (ISS) | at start-up |  | 5 |  | $\mu \mathrm{A}$ |
| Soft Start Complete Threshold |  |  | 1.5 |  | V |
| PWM Converters |  |  |  |  |  |
| Load Regulation | IOUTX from 0 to 5A, VIN from 5 to 24 V | -2 |  | +2 | \% |
| VSEN Bias Current |  | 50 | 80 | 120 | nA |
| VOUT pin input impedance |  | 45 | 55 | 65 | $\mathrm{K} \Omega$ |
| Under-voltage Shutdown | as \% of set point. $2 \mu \mathrm{~S}$ noise filter | 70 | 75 | 80 | \% |
| Over-voltage threshold | as \% of set point. $2 \mu \mathrm{~S}$ noise filter | 115 | 120 | 125 | \% |
| $\mathrm{I}_{\text {SNS }}$ Over-Current threshold | $\mathrm{R}_{\text {ILIM }}=68.5 \mathrm{~K} \Omega$ see Figure 11. | 112 | 140 | 168 | $\mu \mathrm{A}$ |
| Output Drivers |  |  |  |  |  |
| HDRV Output Resistance | Sourcing |  | 12 | 15 | $\Omega$ |
|  | Sinking |  | 2.4 | 4 | $\Omega$ |
| LDRV Output Resistance | Sourcing |  | 12 | 15 | $\Omega$ |
|  | Sinking |  | 1.2 | 2 | $\Omega$ |
| PG (Power Good Output) and Control pins |  |  |  |  |  |
| Lower Threshold | as \% of set point, $2 \mu$ S noise filter | -86 |  | -94 | \% |
| Upper Threshold | as \% of set point, $2 \mu \mathrm{~S}$ noise filter | 108 |  | 116 | \% |
| PG Output Low | IPG $=4 \mathrm{~mA}$ |  |  | 0.5 | V |
| Leakage Current | $\mathrm{V}_{\text {PULLUP }}=5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| PG2/REF2OUT Voltage | DDR $=1,0 \mathrm{~mA}<\mathrm{I}_{\text {REF2OUT }} \leq 10 \mathrm{~mA}$ | 99 |  | 1.01 |  |

Electrical Specifications Recommended operating conditions, unless otherwise noted. (continued)

| Parameter | Conditions | Min. | Typ. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| DDR, EN Inputs |  | 2 |  |  | V |
| Input High |  |  |  | 0.8 | V |
| Input Low |  |  |  |  |  |
| FPWM Inputs |  |  |  | 0.1 | V |
| FPWM Low |  | 0.9 |  |  | V |
| FPWM High | FPWM connected to output |  |  |  |  |



Figure 3. IC Block Diagram

## Typical Applications



Figure 4. DDR Regulator Application
Table 1. DDR Regulator BOM

| Description | Qty | Ref. | Vendor | Part Number |
| :--- | :--- | :--- | :--- | :--- |
| Capacitor 68 $\mu$ f, Tantalum, 25V, ESR 150m $\Omega$ | 1 | C1 | AVX | TPSV686*025\#0150 |
| Capacitor 10nf, Ceramic | 2 | C2, C3 | Any |  |
| Capacitor 68 f, Tantalum, 6V, ESR 1.8 2 | 1 | C4 | AVX | TAJB686*006 |
| Capacitor 150nF, Ceramic | 2 | C5, C7 | Any |  |
| Capacitor 180 $\mu$ f, Specialty Polymer 4V, ESR 15m $\Omega$ | 2 | C6A, C6B | Panasonic | EEFUE0G181R |
| Capacitor $1000 \mu \mathrm{f}$, Specialty Polymer 4V, ESR 10m $\Omega$ | 1 | C8 | Kemet | T510E108(1)004AS4115 |
| Capacitor 0.1 $\mu$ F, Ceramic | 2 | C9 | Any |  |
| $18.2 \mathrm{~K} \Omega, 1 \%$ Resistor | 3 | R1, R2 | Any |  |
| $1.82 \mathrm{~K} \Omega, 1 \%$ Resistor | 1 | R6 | Any |  |
| $56.2 \mathrm{~K} \Omega, 1 \%$ Resistor | 2 | R3 | Any |  |
| $10 \mathrm{~K} \Omega, 5 \%$ Resistor | 2 | R4 | Any |  |
| $3.24 \mathrm{~K} \Omega, 1 \%$ Resistor | 1 | R5 | Any |  |
| $1.5 \mathrm{~K} \Omega, 1 \%$ Resistor | 2 | R7, R8 | Any |  |
| Schottky Diode 30V | 2 | D1, D2 | Fairchild | BAT54 |
| Inductor 6.4 $\mu \mathrm{H}, 6 \mathrm{~A}, 8.64 \mathrm{~m} \Omega$ | 1 | L1, | Panasonic | ETQ-P6F6R4HFA |
| Inductor 0.8 $\mu \mathrm{H}, 6 \mathrm{~A}, 2.24 \mathrm{~m} \Omega$ | 1 | L2 | Panasonic | ETQ-P6F0R8LFA |
| Dual MOSFET with Schottky | 1 | Q1, Q2 | Fairchild | FDS6986S (note 1) |
| DDR Controller | 1 | U1 | Fairchild | FAN5236 |

Note 1: Suitable for typical notebook computer application of 4A continuous, 6A peak for VDDQ. If continuous operation above 6A is required use single SO-8 packages for Q1A (FDS6612A) and Q1B (FDS6690S) respectively. Using FDS6690S, change R7 to $1200 \Omega$. Refer to Power MOSFET Selection, page 15 for more information.

Typical Applications (continued)


Figure 5. Dual Regulator Application
Table 2. Dual Regulator BOM

| Item | Description | Qty | Ref. | Vendor | Part Number |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Capacitor $68 \mu \mathrm{f}$, Tantalum, 25V, ESR $95 \mathrm{~m} \Omega$ | 1 | C1 | AVX | TPSV686*025\#095 |
| 2 | Capacitor 10nf, Ceramic | 2 | C2, C3 | Any |  |
| 3 | Capacitor 68رf, Tantalum, 6V, ESR $1.8 \Omega$ | 1 | C4 | AVX | TAJB686*006 |
| 4 | Capacitor 150nF, Ceramic | 2 | C5, C7 | Any |  |
| 5 | Capacitor 330 $\mu$, Poscap, 4V, ESR 40m | 2 | C6, C8 | Sanyo | 4TPB330ML |
| 5 | Capacitor $0.1 \mu \mathrm{~F}$, Ceramic | 2 | C9 | Any |  |
| 11 | 56.2K , 1\% Resistor | 2 | R1, R2 | Any |  |
| 12 | 10K $\Omega$, 5\% Resistor | 2 | R3 | Any |  |
| 13 | $3.24 \mathrm{~K} \Omega$, 1\% Resistor | 1 | R4 | Any |  |
| 14 | 1.82K 2 , 1\% Resistor | 3 | R5, R8, R9 | Any |  |
| 15 | 1.5K $\Omega$, 1\% Resistor | 2 | R6, R7 | Any |  |
| 27 | Schottky Diode 30V | 2 | D1, D2 | Fairchild | BAT54 |
| 28 | Inductor $6.4 \mu \mathrm{H}, 6 \mathrm{~A}, 8.64 \mathrm{~m} \Omega$ | 1 | L1, L2 | Panasonic | ETQ-P6F6R4HFA |
| 29 | Dual MOSFET with Schottky | 1 | Q1 | Fairchild | FDS6986S (note 1) |
| 30 | DDR Controller | 1 | U1 | Fairchild | FAN5236 |

Note 1: If currents above 4A continuous required, use single SO-8 packages for Q1A/Q2A (FDS6612A) and Q1B/Q2B
(FDS6690S) respectively. Using FDS6690S, change R6/R7 as required. Refer to Power MOSFET Selection, page 15 for more information.

## Circuit Description

## Overview

The FAN5236 is a multi-mode, dual channel PWM controller intended for graphic chipset, SDRAM, DDR DRAM or other low voltage power applications in modern notebook, desktop, and sub-notebook PCs. The IC integrates a control circuitry for two synchronous buck converters. The output voltage of each controller can be set in the range of 0.9 V to 5.5 V by an external resistor divider.

The two synchronous buck converters can operate from either an unregulated DC source (such as a notebook battery) with voltage ranging from 5.0 V to 24 V , or from a regulated system rail of 3.3 V to 5 V . In either mode of operation the IC is biased from a +5 V source. The PWM modulators use an average current mode control with input voltage feed-forward for simplified feedback loop compensation and improved line regulation. Both PWM controllers have integrated feedback loop compensation that dramatically reduces the number of external components.

Depending on the load level, the converters can operate either in fixed frequency PWM mode or in a hysteretic mode. Switch-over from PWM to hysteretic mode improves the converters' efficiency at light loads and prolongs battery run time. In hysteretic mode, comparators are synchronized to the main clock that allows seamless transition between the operational modes and reduced channel-to-channel interaction. The hysteretic mode of operation can be inhibited independently for each channel if variable frequency operation is not desired.

The FAN5236 can be configured to operate as a complete DDR solution. When the DDR pin is set high, the second channel can provide the capability to track the output voltage of the first channel. The PWM2 converter is prevented from going into hysteretic mode if the DDR pin is set high. In DDR mode, a buffered reference voltage (buffered voltage of the REF2 pin), required by DDR memory chips, is provided by the PG2 pin.

## Converter Modes and Synchronization

Table 3. Converter modes and Synchronization

| Mode | VIN | VIN Pin | DDR <br> Pin | PWM 2 w.r.t. <br> PWM1 |
| :--- | :--- | :--- | :--- | :--- |
| DDR1 | Battery | VIN | HIGH | IN PHASE |
| DDR2 | +5 V | R to GND | HIGH | $+90^{\circ}$ |
| DUAL | ANY | VIN | LOW | $+180^{\circ}$ |

When used as a dual converter (as in Figure 5), out-of-phase operation with 180 degree phase shift reduces input current ripple.

For the " 2 -step" conversion (where the VTT is converted from VDDQ as in Figure 4) used in DDR mode, the duty cycle of the second converter is nominally $50 \%$ and the optimal phasing depends on VIN. The objective is to keep noise generated from the switching transition in one converter from influencing the "decision" to switch in the other converter.

When VIN is from the battery, it's typically higher than 7.5 V . As shown in Figure 6, $180^{\circ}$ operation is undesirable since the turn-on of the VDDQ converter occurs very near the decision point of the VTT converter.


Figure 6. Noise-susceptible $180^{\circ}$ phasing for DDR1
In-phase operation is optimal to reduce inter-converter interference when VIN is higher than 5 V , (when VIN is from a battery), as can be seen in Figure 7. Since the duty cycle of PWM1 (generating VDDQ) is short, it's switching point occurs far away from the decision point for the VTT regulator, whose duty cycle is nominally $50 \%$.


Figure 7. Optimal In-Phase operation for DDR1
When VIN $\approx 5 \mathrm{~V}, 180^{\circ}$ phase shifted operation can be rejected for the same reasons demonstrated Figure 6. In-phase operation with VIN $\approx 5 \mathrm{~V}$ is even worse, since the switch point of either converter occurs near the switch point of the other converter as seen in Figure 8. In this case, as VIN is a little higher than 5 V it will tend to cause early termination of the VTT pulse width. Conversely, VTT's switch point can cause early termination of the VDDQ pulse width when VIN is slightly lower than 5 V .


Figure 8. Noise-susceptible In-Phase operation for DDR2
These problems are nicely solved by delaying the $2^{\text {nd }}$ converter's clock by $90^{\circ}$ as shown in Figure 9. In this way, all switching transitions in one converter take place far away from the decision points of the other converter.


Figure 9. Optimal $90^{\circ}$ phasing for DDR2

## Initialization and Soft Start

Assuming EN is high, FAN5236 is initialized when VCC exceeds the rising UVLO threshold. Should VCC drop below the UVLO threshold, an internal Power-On Reset function disables the chip.

The voltage at the positive input of the error amplifier is limited by the voltage at the SS pin which is charged with a $5 \mu \mathrm{~A}$ current source. Once $\mathrm{C}_{\mathrm{SS}}$ has charged to VREF ( 0.9 V ) the output voltage will be in regulation. The time it takes SS to reach 0.9 V is:

$$
\begin{equation*}
\mathrm{T}_{0.9}=\frac{0.9 \times \mathrm{C}_{\mathrm{SS}}}{5} \tag{1}
\end{equation*}
$$

where $\mathrm{T}_{0.9}$ is in seconds if $\mathrm{C}_{\mathrm{SS}}$ is in $\mu \mathrm{F}$.

When SS reaches 1.5 V , the Power Good outputs are enabled and hysteretic mode is allowed. The converter is forced into PWM mode during soft start.

## Operation Mode Control

The mode-control circuit changes the converter's mode of operation from PWM to Hysteretic and visa versa, based on the voltage polarity of the SW node when the lower MOSFET is conducting and just before the upper MOSFET turns on. For continuous inductor current, the SW node is negative when the lower MOSFET is conducting and the converters operate in fixed-frequency PWM mode as shown in Figure 10. This mode of operation achieves high efficiency at nominal load. When the load current decreases to the point where the inductor current flows through the lower MOSFET in the 'reverse' direction, the SW node becomes positive, and the mode is changed to hysteretic, which achieves higher efficiency at low currents by decreasing the effective switching frequency.

To prevent accidental mode change or "mode chatter" the transition from PWM to Hysteretic mode occurs when the SW node is positive for eight consecutive clock cycles (see Figure 10). The polarity of the SW node is sampled at the end of the lower MOSFET's conduction time. At the transition between PWM and hysteretic mode both the upper and lower MOSFETs are turned off. The phase node will 'ring' based on the output inductor and the parasitic capacitance on the phase node and settle out at the value of the output voltage.

The boundary value of inductor current, where current becomes discontinuous, can be estimated by the following expression.

$$
\begin{equation*}
\mathrm{I}_{\text {LOAD (DIS) }}=\frac{\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \mathrm{V}_{\text {OUT }}}{2 \mathrm{~F}_{\text {SW }} \mathrm{L}_{\text {OUT }} \mathrm{V}_{\text {IN }}} \tag{2}
\end{equation*}
$$



Figure 10. Transitioning between PWM and Hysteretic Mode

## Hysteretic Mode

Conversely, the transition from Hysteretic mode to PWM mode occurs when the SW node is negative for 8 consecutive cycles.

A sudden increase in the output current will also cause a change from hysteretic to PWM mode. This load increase causes an instantaneous decrease in the output voltage due to the voltage drop on the output capacitor ESR. If the load causes the output voltage (as presented at VSNS) to drop below the hysteretic regulation level ( 20 mV below VREF), the mode is changed to PWM on the next clock cycle.

In hysteretic mode, the PWM comparator and the error amplifier that provide control in PWM mode are inhibited and the hysteretic comparator is activated. In hysteretic mode the low side MOSFET is operated as a synchronous rectifier, where the voltage across ( $\left.\mathrm{V}_{\mathrm{DS}(\mathrm{ON})}\right)$ it is monitored, and it is switched off when $\mathrm{V}_{\mathrm{DS}(\mathrm{ON})}$ goes positive (current flowing back from the load) allowing the diode to block reverse conduction.

The hysteretic comparator initiates a PFM signal to turn on HDRV at the rising edge of the next oscillator clock, when the output voltage (at VSNS) falls below the lower threshold ( 10 mV below VREF) and terminates the PFM signal when VSNS rises over the higher threshold (5mV above VREF).

The switching frequency is primarily a function of:

1. Spread between the two hysteretic thresholds
2. $\mathrm{I}_{\text {LOAD }}$
3. Output Inductor and Capacitor ESR

A transition back to PWM (Continuous Conduction Mode or CCM) mode occurs when the inductor current rises sufficiently to stay positive for 8 consecutive cycles. This occurs when:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{LOAD}(\mathrm{CCM})}=\frac{\Delta \mathrm{V}_{\text {HYSTERESIS }}}{2 \mathrm{ESR}} \tag{3}
\end{equation*}
$$

where $\Delta \mathrm{V}_{\text {HYSTERESIS }}=15 \mathrm{mV}$ and ESR is the equivalent series resistance of $\mathrm{C}_{\text {OUT }}$.

Because of the different control mechanisms, the value of the load current where transition into CCM operation takes place is typically higher compared to the load level at which transition into hysteretic mode occurs. Hysteretic mode can be disabled by setting the $\overline{\mathrm{FPWM}}$ pin low.


Figure 11. Current Limit / Summing Circuits

## Current Processing Section

The following discussion refers to Figure 11.
The current through $\mathrm{R}_{\text {SENSE }}$ resistor (ISNS) is sampled shortly after Q2 is turned on. That current is held, and summed with the output of the error amplifier. This effectively creates a current mode control loop. The resistor connected to ISNSx pin ( $\mathrm{R}_{\text {SENSE }}$ ) sets the gain in the current feedback loop. For stable operation, the voltage induced by the current feedback at the PWM comparator input should be set to $30 \%$ of the ramp amplitude at maximum load currrent and line voltage. The following expression estimates the recommended value of $\mathrm{R}_{\text {SENSE }}$ as a function of the maximum load current ( $\left.\mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}\right)$ and the value of the MOSFET's $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ :

$$
\begin{equation*}
\mathrm{R}_{\mathrm{SENSE}}=\frac{\mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})} \bullet \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \bullet 4.1 \mathrm{~K}}{0.30 \bullet 0.125 \bullet \mathrm{~V}_{\mathrm{IN}(\mathrm{MAX})}}-100 \tag{4a}
\end{equation*}
$$

$\mathrm{R}_{\text {SENSE }}$ must, however, be kept higher than:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{SENSE}(\mathrm{MIN})}=\frac{\mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})} \bullet \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}}{150 \mu \mathrm{~A}}-100 \tag{4b}
\end{equation*}
$$

## Setting the Current Limit

A ratio of ISNS is also compared to the current established when a 0.9 V internal reference drives the ILIM pin. The threshold is determined at the point
when the $\frac{\text { ISNS }}{9}>\frac{\operatorname{ILIM} \times 4}{3}$. Since

$$
\begin{align*}
& \text { ISNS }=\frac{\mathrm{I}_{\mathrm{LOAD}} \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}}{100+\mathrm{R}_{\text {SENSE }}} \quad \text { therefore }, \\
& \mathrm{I}_{\text {LIMIT }}=\frac{0.9 \mathrm{~V}}{\mathrm{R}_{\text {ILIM }}} \times \frac{4}{3} \times \frac{9 \times\left(100+\mathrm{R}_{\text {SENSE }}\right)}{\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}}  \tag{5a}\\
& \text { or } \\
& \mathrm{R}_{\text {ILIM }}=\frac{11.2}{\mathrm{I}_{\text {LIMIT }}} \times \frac{\left(100+\mathrm{R}_{\text {SENSE }}\right)}{\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}} \tag{5b}
\end{align*}
$$

Since the tolerance on the current limit is largely dependent on the ratio of the external resistors it is fairly accurate if the voltage drop on the Switching Node side of $\mathrm{R}_{\text {SENSE }}$ is an accurate representation of the load current. When using the MOSFET as the sensing element, the variation of $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ causes proportional variation in the ISNS. This value not only varies from device to device, but also has a typical junction temperature coefficient of about $0.4 \% /{ }^{\circ} \mathrm{C}$ (consult the MOSFET datasheet for actual values), so the actual current limit set point will decrease propotional to increasing MOSFET die temperature. A factor of 1.6 in the current limit setpoint should compensate for all MOSFET $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ variations, assuming the MOSFET's heat sinking will keep its operating die temperature below $125^{\circ} \mathrm{C}$.


Figure 12. Improving current sensing accuracy
More accurate sensing can be achieved by using a resistor (R1) instead of the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the FET as shown in Figure 12. This approach causes higher losses, but yields greater accuracy in both $\mathrm{V}_{\text {DROOP }}$ and $\mathrm{I}_{\text {LIMIT }}$. R 1 is a low value (e.g. $10 \mathrm{~m} \Omega$ ) resistor.

Current limit ( $\mathrm{I}_{\text {LIMIT }}$ ) should be set sufficiently high as to allow inductor current to rise in response to an output load transient. Typically, a factor of 1.3 is sufficient. In addition, since $\mathrm{I}_{\text {LIMIT }}$ is a peak current cut-off value, we will need to multiply $\mathrm{I}_{\text {LOAD(MAX) }}$ by the inductor ripple current (we'll use $25 \%$ ). For example, in Figure 5 the target for I IIMIT would be:

$$
\begin{equation*}
\mathrm{I}_{\text {LIMIT }}>1.2 \times 1.25 \times 1.6 \times 6 \mathrm{~A} \approx 14 \mathrm{~A} \tag{6}
\end{equation*}
$$

## Duty Cycle Clamp

During severe load increase, the error amplifier output can go to its upper limit pushing a duty cycle to almost $100 \%$ for significant amount of time. This could cause a large increase of the inductor current and lead to a long recovery from a transient, over-current condition, or even to a failure especially at high input voltages. To prevent this, the output of the error amplifier is clamped to a fixed value after two clock cycles if severe output voltage excursion is detected, limiting the maximum duty cycle to

$$
\mathrm{DC}_{\mathrm{MAX}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}+\frac{2.4}{\mathrm{~V}_{\mathrm{IN}}}
$$

This circuit is designed to not interfere with normal PWM operation. When FPWM is grounded, the duty cycle clamp is disabled and the maximum duty cycle is $87 \%$.

## Gate Driver section

The Adaptive gate control logic translates the internal PWM control signal into the MOSFET gate drive signals providing necessary amplification, level shifting and shoot-through protection. Also, it has functions that help optimize the IC performance over a wide range of operating conditions. Since MOSFET switching time can vary dramatically from type to type and with the input voltage, the gate control logic provides adaptive dead time by monitoring the gate-tosource voltages of both upper and lower MOSFETs.

The lower MOSFET drive is not turned on until the gate-tosource voltage of the upper MOSFET has decreased to less than approximately 1 volt. Similarly, the upper MOSFET is not turned on until the gate-to-source voltage of the lower MOSFET has decreased to less than approximately 1 volt. This allows a wide variety of upper and lower MOSFETs to be used without a concern for simultaneous conduction, or shoot-through.

There must be a low-resistance, low-inductance path between the driver pin and the MOSFET gate for the adaptive dead-time circuit to work properly. Any delay along that path will subtract from the delay generated by the adaptive dead-time circit and shoot-through may occur.

## Frequency Loop Compensation

Due to the implemented current mode control, the modulator has a single pole response with -1 slope at frequency determined by load

$$
\begin{equation*}
\mathrm{F}_{\mathrm{PO}}=\frac{1}{2 \pi \mathrm{R}_{\mathrm{O}} \mathrm{C}_{\mathrm{O}}} \tag{7}
\end{equation*}
$$

where $\mathrm{R}_{\mathrm{O}}$ is load resistance, $\mathrm{C}_{\mathrm{O}}$ is load capacitance.
For this type of modulator, Type 2 compensation circuit is usually sufficient. To reduce the number of external components and simplify the design task, the PWM controller has an internally compensated error amplifier. Figure 13 shows a Type 2 amplifier and its response along with the responses of a current mode modulator and of the converter. The Type 2 amplifier, in addition to the pole at the origin, has a zero-pole pair that causes a flat gain region at frequencies between the zero and the pole.

$$
\begin{align*}
& \mathrm{F}_{\mathrm{Z}}=\frac{1}{2 \pi \mathrm{R}_{2} \mathrm{C}_{1}}=6 \mathrm{kHz}  \tag{8a}\\
& \mathrm{~F}_{\mathrm{P}}=\frac{1}{2 \pi \mathrm{R}_{2} \mathrm{C}_{2}}=600 \mathrm{kHz} \tag{8b}
\end{align*}
$$

This region is also associated with phase 'bump' or reduced phase shift. The amount of phase shift reduction depends the width of the region of flat gain and has a maximum value of 90 degrees. To further simplify the converter compensation, the modulator gain is kept independent of the input voltage variation by providing feed-forward of VIN to the oscillator ramp.

The zero frequency, the amplifier high frequency gain and the modulator gain are chosen to satisfy most typical applications. The crossover frequency will appear at the point where the modulator attenuation equals the amplifier high frequency gain. The only task that the system designer has to complete is to specify the output filter capacitors to position the load main pole somewhere within one decade lower than the amplifier zero frequency. With this type of compensation plenty of phase margin is easily achieved due to zero-pole pair phase 'boost'.



Figure 13. Compensation
Conditional stability may occur only when the main load pole is positioned too much to the left side on the frequency axis due to excessive output filter capacitance. In this case, the ESR zero placed within the $10 \mathrm{kHz} . .50 \mathrm{kHz}$ range gives some additional phase 'boost'. Fortunately, there is an opposite trend in mobile applications to keep the output capacitor as small as possible.

If a larger inductor value or low ESR values are called for by the application, additional phase margin can be achieved by putting a zero at the LC crossover frequency. This can be achieved with a capacitor across across the feedback resistor (e.g. R5 from Figure 5) as shown below.


Figure 14. Improving Phase Margin
The optimal value of $C(Z)$ is:

$$
\begin{equation*}
\mathrm{C}(\mathrm{Z})=\frac{\sqrt{\mathrm{L}(\mathrm{OUT}) \times \mathrm{C}(\mathrm{OUT})}}{\mathrm{R} 5} \tag{9}
\end{equation*}
$$

## Protection

The converter output is monitored and protected against extreme overload, short circuit, over-voltage and undervoltage conditions.

A sustained overload on an output sets the PGx pin low and latches-off the whole chip. Operation can be restored by cycling the VCC voltage or by toggling the EN pin.

If VOUT drops below the under-voltage threshold, the chip shuts down immediately.

## Over-Current sensing

If the circuit's current limit signal ("ILIM det" as shown in Figure 11) is high at the beginning of a clock cycle, a pulseskipping circuit is activated and HDRV is inhibited. The circuit continues to pulse skip in this manner for the next 8 clock cycles. If at any time from the $9^{\text {th }}$ to the $16^{\text {th }}$ clock cycle, the "ILIM det" is again reached, the over-current protection latch is set, disabling the the chip. If "ILIM det" does not occur between cycle 9 and 16, normal operation is restored and the over-current circuit resets itself.


Figure 15. Over-Current protection waveforms

## Over-Voltage / Under-voltage Protection

Should the VSNS voltage exceed 120\% of VREF (0.9V) due to an upper MOSFET failure, or for other reasons, the overvoltage protection comparator will force LDRV high. This action actively pulls down the output voltage and, in the event of the upper MOSFET failure, will eventually blow the battery fuse. As soon as the output voltage drops below the threshold, the OVP comparator is disengaged.

This OVP scheme provides a 'soft' crowbar function which helps to tackle severe load transients and does not invert the output voltage when activated - a common problem for latched OVP schemes.

Similarly, if an output short-circuit or severe load transient causes the output to droop to less than $75 \%$ of its regulation set point. Should this condition occur, the regulator will shut down.

## Over-Temperature Protection

The chip incorporates an over temperature protection circuit that shuts the chip down when a die temperature of about $150^{\circ} \mathrm{C}$ is reached. Normal operation is restored at die temperature below $125^{\circ} \mathrm{C}$ with internal Power On Reset asserted, resulting in a full soft-start cycle.

## Design and Component Selection Guidelines

As an initial step, define operating input voltage range, output voltage, minimum and maximum load currents for the controller.

## Setting the Output Voltage

The interal reference is 0.9 V . The output is divided down by a voltage divider to the VSEN pin (for example, R5 and R6 in Figure 4). The output voltage therefore is:

$$
\begin{equation*}
\frac{0.9 \mathrm{~V}}{\mathrm{R} 6}=\frac{\mathrm{V}_{\mathrm{OUT}}-0.9 \mathrm{~V}}{\mathrm{R} 5} \tag{10a}
\end{equation*}
$$

To minimize noise pickup on this node, keep the resistor to GND (R6) below 2 K . We selected R6 at 1.82 K . Then choose R5:

$$
\begin{equation*}
\mathrm{R} 5=\frac{(1.82 \mathrm{~K})\left(\mathrm{V}_{\mathrm{OUT}}-0.9\right)}{0.9}=3.24 \mathrm{~K} \tag{10b}
\end{equation*}
$$

For DDR applications converting from 3.3 V to 2.5 V , or other applications requiring high duty cycles, the duty cycle clamp must be disabled by tying the converter's $\overline{\mathrm{FPWM}}$ to GND. When converter's FPWM is GND, the converter's maximum duty cycle will be greater than $90 \%$. When using as a DDR converter with 3.3 V input, set up the converter for In-Phase synchronization by tying the VIN pin to +5 V .

## Output Inductor Selection

The minimum practical output inductor value is the one that keeps inductor current just on the boundary of continuous conduction at some minimum load. The industry standard practice is to choose the minimum current somewhere from $15 \%$ to $35 \%$ of the nominal current. At light load, the controller can automatically switch to hysteretic mode of operation to sustain high efficiency. The following equations help to choose the proper value of the output filter inductor.

$$
\begin{equation*}
\Delta \mathrm{I}=2 \times \mathrm{I}_{\mathrm{MIN}}=\frac{\Delta \mathrm{V}_{\mathrm{OUT}}}{\mathrm{ESR}} \tag{1}
\end{equation*}
$$

where $\Delta \mathrm{I}$ is the inductor ripple current and $\Delta \mathrm{V}_{\text {OUT }}$ is the maximum ripple allowed.

$$
\begin{equation*}
\mathrm{L}=\frac{\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~F}_{\mathrm{SW}} \times \Delta \mathrm{I}} \times \frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}} \tag{12}
\end{equation*}
$$

for this example we'll use:
$\mathrm{V}_{\text {IN }}=20 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}$
$\Delta \mathrm{I}=20 \% * 6 \mathrm{~A}=1.2 \mathrm{~A}$
$\mathrm{F}_{\mathrm{SW}}=300 \mathrm{KHz}$.
therefore
$\mathrm{L} \approx 6 \mu \mathrm{H}$

## Output Capacitor Selection

The output capacitor serves two major functions in a switching power supply. Along with the inductor it filters the sequence of pulses produced by the switcher, and it supplies the load transient currents. The output capacitor requirements are usually dictated by ESR, Inductor ripple current $(\Delta \mathrm{I})$ and the allowable ripple voltage $(\Delta \mathrm{V})$.

$$
\begin{equation*}
\mathrm{ESR}<\frac{\Delta \mathrm{V}}{\Delta \mathrm{I}} \tag{13}
\end{equation*}
$$

In addition, the capacitor's ESR must be low enough to allow the converter to stay in regulation during a load step. The ripple voltage due to ESR for the converter in Figure 5 is 120 mV P-P. Some additional ripple will appear due to the capacitance value itself:

$$
\begin{equation*}
\Delta \mathrm{V}=\frac{\Delta \mathrm{I}}{\mathrm{C}_{\mathrm{OUT}} \times 8 \times \mathrm{F}_{\mathrm{SW}}} \tag{14}
\end{equation*}
$$

which is only about 1.5 mV for the converter in Figure 5 and can be ignored.

The capacitor must also be rated to withstand the RMS current which is approximately $0.3 \mathrm{X}(\Delta \mathrm{I})$, or about 400 mA for the converter in Figure 5. High frequency decoupling capacitors should be placed as close to the loads as physically possible.

## Input Capacitor Selection

The input capacitor should be selected by its ripple current rating.

## Two-Stage Converter Case

In DDR mode (Figure 4), the VTT power input is powered by the VDDQ output, therefore all of the input capacitor ripple current is produced by the VDDQ converter. A conservative estimate of the output current required for the 2.5 V regulator is:

$$
\mathrm{I}_{\mathrm{REG} 1}=\mathrm{I}_{\mathrm{VDDQ}}+\frac{\mathrm{I}_{\mathrm{VTT}}}{2}
$$

As an example, if average $\mathrm{I}_{\mathrm{VDDQ}}$ is 3 A , and average $\mathrm{I}_{\mathrm{VTT}}$ is $1 \mathrm{~A}, \mathrm{I}_{\mathrm{VDDQ}}$ current will be about 3.5 A . If average input voltage is 16 V, RMS input ripple current will be:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{RMS}}=\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})} \sqrt{\mathrm{D}-\mathrm{D}^{2}} \tag{15}
\end{equation*}
$$

where D is the duty cycle of the PWM1 converter:

$$
\begin{equation*}
\mathrm{D}<\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}=\frac{2.5}{16} \tag{16}
\end{equation*}
$$

therefore:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{RMS}}=3.5 \sqrt{\frac{2.5}{16}-\left(\frac{2.5}{16}\right)^{2}}=1.49 \mathrm{~A} \tag{17}
\end{equation*}
$$

## Dual Converter $180^{\circ}$ phased

In Dual mode (Figure 5), both converters contribute to the capacitor input ripple current. With each converter operating $180^{\circ}$ out of phase, the RMS currents add in the following fashion:

$$
\begin{align*}
& \mathrm{I}_{\mathrm{RMS}}=\sqrt{\mathrm{I}_{\mathrm{RMS}(1)^{2}+\mathrm{I}_{\mathrm{RMS}(2)}}^{2} \text { or }}  \tag{18a}\\
& \mathrm{I}_{\mathrm{RMS}}=\sqrt{\left(\mathrm{I}_{1}\right)^{2}\left(\mathrm{D}_{1}-\mathrm{D}_{1}^{2}\right)+\left(\mathrm{I}_{2}\right)^{2}\left(\mathrm{D}_{2}-\mathrm{D}_{2}^{2}\right)} \tag{18b}
\end{align*}
$$

which for the dual 3A converters of Figure 5, calculates to:

$$
\mathrm{I}_{\mathrm{RMS}}=1.4 \mathrm{~A}
$$

## Power MOSFET Selection

Losses in a MOSFET are the sum of its switching $\left(\mathrm{P}_{\mathrm{sw}}\right)$ and conduction ( $\mathrm{P}_{\mathrm{COND}}$ ) losses.

In typical applications, the FAN5236 converter's output voltage is low with respect to its input voltage, therefore the Lower MOSFET (Q2) is conducting the full load current for most of the cycle. Q2 should therefore be selected to minimize conduction losses, thereby selecting a MOSFET with low $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$.

In contrast, the high-side MOSFET (Q1) has a much shorter duty cycle, and it's conduction loss will therefore have less of an impact. Q1, however, sees most of the switching losses, so Q1's primary selection criteria should be gate charge.

## High-Side Losses:

Figure 15 shows a MOSFET's switching interval, with the upper graph being the voltage and current on the Drain to Source and the lower graph detailing $\mathrm{V}_{\mathrm{GS}}$ vs. time with a constant current charging the gate. The x -axis therefore is also representative of gate charge $\left(\mathrm{Q}_{\mathrm{G}}\right) \cdot \mathrm{C}_{\mathrm{ISS}}=\mathrm{C}_{\mathrm{GD}}+\mathrm{C}_{\mathrm{GS}}$, and it controls $\mathrm{t} 1, \mathrm{t} 2$, and t 4 timing. $\mathrm{C}_{\mathrm{GD}}$ receives the current from the gate driver during t 3 (as $\mathrm{V}_{\mathrm{DS}}$ is falling). The gate charge $\left(\mathrm{Q}_{\mathrm{G}}\right)$ parameters on the lower graph are either specified or can be derived from MOSFET datasheets.

Assuming switching losses are about the same for both the rising edge and falling edge, Q1’s switching losses, occur during the shaded time when the MOSFET has voltage across it and current through it.

These losses are given by:

$$
\begin{align*}
& \mathrm{P}_{\mathrm{UPPER}}=\mathrm{P}_{\mathrm{SW}}+\mathrm{P}_{\mathrm{COND}} \\
& \mathrm{P}_{\mathrm{SW}}=\left(\frac{\mathrm{V}_{\mathrm{DS}} \times \mathrm{I}_{\mathrm{L}}}{2} \times 2 \times \mathrm{t}_{\mathrm{S}}\right) \mathrm{F}_{\mathrm{SW}}  \tag{19a}\\
& \quad \mathrm{P}_{\mathrm{COND}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}} \times \mathrm{I}_{\mathrm{OUT}}{ }^{2} \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \tag{19b}
\end{align*}
$$

$\mathrm{P}_{\text {UPPER }}$ is the upper MOSFET's total losses, and $\mathrm{P}_{\text {SW }}$ and $\mathrm{P}_{\text {COND }}$ are the switching and conduction losses for a given MOSFET. $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ is at the maximum junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right) . \mathrm{t}_{\mathrm{S}}$ is the switching period (rise or fall time) and is $\mathrm{t} 2+\mathrm{t} 3$ Figure 15.

The driver's impedance and C ISS determine t 2 while t 3 's period is controlled by the driver's impedance and $\mathrm{Q}_{\mathrm{GD}}$. Since most of $t_{S}$ occurs when $V_{G S}=V_{S P}$ we can use a constant current assumption for the driver to simplify the calculation of $t_{S}$ :


Figure 16. Switching losses and $Q_{G}$


Figure 17. Drive Equivalent Circuit

$$
\begin{equation*}
\mathrm{t}_{\mathrm{S}}=\frac{\mathrm{Q}_{\mathrm{G}(\mathrm{SW})}}{\mathrm{I}_{\mathrm{DRIVER}}} \approx \frac{\mathrm{Q}_{\mathrm{G}(\mathrm{SW})}}{\left(\frac{\mathrm{VCC}-\mathrm{V}_{\mathrm{SP}}}{\mathrm{R}_{\mathrm{DRIVER}}+\mathrm{R}_{\mathrm{GATE}}}\right)} \tag{20}
\end{equation*}
$$

Most MOSFET vendors specify $\mathrm{Q}_{\mathrm{GD}}$ and $\mathrm{Q}_{\mathrm{GS}} \cdot \mathrm{Q}_{\mathrm{G}(\mathrm{SW})}$ can be determined as: $\mathrm{Q}_{\mathrm{G}(\mathrm{SW})}=\mathrm{Q}_{\mathrm{GD}}+\mathrm{Q}_{\mathrm{GS}}-\mathrm{Q}_{\mathrm{TH}}$ where $\mathrm{Q}_{\mathrm{TH}}$ is the the gate charge required to get the MOSFET to it's threshold $\left(\mathrm{V}_{\mathrm{TH}}\right)$. For the high-side MOSFET, $\mathrm{V}_{\mathrm{DS}}=\mathrm{VIN}$, which can be as high as 20 V in a typical portable application. Care should also be taken to include the delivery of the MOSFET's gate power ( $\mathrm{P}_{\text {GATE }}$ ) in calculating the power dissipation required for the FAN5236:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{GATE}}=\mathrm{Q}_{\mathrm{G}} \times \mathrm{VCC} \times \mathrm{F}_{\mathrm{SW}} \tag{21}
\end{equation*}
$$

where $\mathrm{Q}_{\mathrm{G}}$ is the total gate charge to reach VCC.

## Low-Side Losses

Q2, however, switches on or off with its parallel shottky diode conducting, therefore $V_{D S} \approx 0.5 \mathrm{~V}$. Since $\mathrm{P}_{\text {SW }}$ is proportional to $\mathrm{V}_{\mathrm{DS}}$, Q2's switching losses are negligible and we can select Q 2 based on $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ only.

Conduction losses for Q 2 are given by:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{COND}}=(1-\mathrm{D}) \times \mathrm{I}_{\mathrm{OUT}}{ }^{2} \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \tag{22}
\end{equation*}
$$

where $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ is the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the MOSFET at the highest operating junction temperature and
$\mathrm{D}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}}$ is the minimum duty cycle for the converter.
Since $\mathrm{D}_{\mathrm{MIN}}<20 \%$ for portable computers, (1-D) $\approx 1$ produces a conservative result, further simplifying the calculation.

The maximum power dissipation $\left(\mathrm{P}_{\mathrm{D}(\mathrm{MAX})}\right)$ is a function of the maximum allowable die temperature of the low-side MOSFET, the $\theta_{\mathrm{J}-\mathrm{A}}$, and the maximum allowable ambient temperature rise:

$$
\begin{equation*}
\mathrm{P}_{\mathrm{D}(\mathrm{MAX})}=\frac{\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}-\mathrm{T}_{\mathrm{A}(\mathrm{MAX})}}{\theta_{\mathrm{J}-\mathrm{A}}} \tag{23}
\end{equation*}
$$

$\theta_{\mathrm{J}-\mathrm{A}}$, depends primarily on the amount of PCB area that can be devoted to heat sinking (see FSC app note AN-1029 for SO-8 MOSFET thermal information).

## Layout Considerations

Switching converters, even during normal operation, produce short pulses of current which could cause substantial ringing and be a source of EMI if layout constrains are not observed.

There are two sets of critical components in a DC-DC converter. The switching power components process large amounts of energy at high rate and are noise generators. The low power components responsible for bias and feedback functions are sensitive to noise.

A multi-layer printed circuit board is recommended. Dedicate one solid layer for a ground plane. Dedicate another solid layer as a power plane and break this plane into smaller islands of common voltage levels.

Notice all the nodes that are subjected to high dV/dt voltage swing such as SW, HDRV and LDRV, for example. All surrounding circuitry will tend to couple the signals from these nodes through stray capacitance. Do not oversize copper traces connected to these nodes. Do not place traces connected to the feedback components adjacent to these traces. It is not recommended to use High Density Interconnect Systems, or micro-vias on these signals. The use of blind or buried vias should be limited to the low current signals only. The use of normal thermal vias is left to the discretion of the designer.

Keep the wiring traces from the IC to the MOSFET gate and source as short as possible and capable of handling peak currents of 2 A . Minimize the area within the gate-source path to reduce stray inductance and eliminate parasitic ringing at the gate.

Locate small critical components like the soft-start capacitor and current sense resistors as close as possible to the respective pins of the IC.

The FAN5236 utilizes advanced packaging technologies with lead pitches of 0.6 mm . High performance analog semiconductors utilizing narrow lead spacing may require special considerations in PWB design and manufacturing. It is critical to maintain proper cleanliness of the area surrounding these devices. It is not recommended to use any type of rosin or acid core solder, or the use of flux in either the manufacturing or touch up process as these may contribute to corrosion or enable electromigration and/or eddy currents near the sensitive low current signals. When chemicals such as these are used on or near the PWB, it is suggested that the entire PWB be cleaned and dried completely before applying power.

## Mechanical Dimensions

## 28-Pin QSOP

| Symbol | Inches |  | Millimeters |  | Notes |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |  |  |  |  |  |
| A | 0.053 | 0.069 | 1.35 | 1.75 |  |  |  |  |  |  |
| A1 | 0.004 | 0.010 | 0.10 | 0.25 |  |  |  |  |  |  |
| A2 | - | 0.061 | - | 1.54 |  |  |  |  |  |  |
| B | 0.008 | 0.012 | 0.20 | 0.30 | 9 |  |  |  |  |  |
| C | 0.007 | 0.010 | 0.18 | 0.25 |  |  |  |  |  |  |
| D | 0.386 | 0.394 | 9.81 | 10.00 | 3 |  |  |  |  |  |
| E | 0.150 | 0.157 | 3.81 | 3.98 | 4 |  |  |  |  |  |
| e | 0.025 BSC |  | 0.635 BSC |  |  |  |  |  |  |  |
| H | 0.228 | 0.244 | 5.80 | 6.19 |  |  |  |  |  |  |
| h | 0.0099 | 0.0196 | 0.26 | 0.49 | 5 |  |  |  |  |  |
| L | 0.016 | 0.050 | 0.41 | 1.27 | 6 |  |  |  |  |  |
| N | 28 |  |  | 28 |  |  |  |  |  |  |
| $\alpha$ | $0^{\circ}$ |  |  |  |  |  | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ | 7 |

## Notes:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch ) per side.
5. The chamber on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the maximum number of terminals.
8. Terminal numbers are shown for reference only.
9. Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be 0.10 mm ( 0.004 inch) total in excess of " B " dimension at maximum material condition.
10. Controlling dimension: INCHES. Converted millimeter dimensions are not necessarily exact.


## Mechanical Dimensions

## 28-Pin TSSOP



DIMENSIONS ARE IN MILLIMETERS

NOTES:
A. Conforms to JEDEC registration MO-153, variation AB, Ref. Note 6, dated 7/93.
B. Dimensions are in millimeters.
C. Dimensions are exclusive of burrs, mold flash, and tie bar extensions.

DETAIL A


## Ordering Information

| Part Number | Temperature Range | Package | Packing |
| :---: | :---: | :---: | :---: |
| FAN5236QSC | $-10^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | QSOP-28 | Rails |
| FAN5236QSCX | $-10^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | QSOP-28 | Tape and Reel |
| FAN5236MTC | $-10^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | TSSOP-28 | Rails |
| FAN5236MTCX | $-10^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | TSSOP-28 | Tape and Reel |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
