

[查询FAN8034供应商](#)



[捷多邦，专业PCB打样工厂，24小时加急出货](#)

[www.fairchildsemi.com](http://www.fairchildsemi.com)

# FAN8034

## 6-CH Motor Driver


### Features

- 5-CH balanced transformerless (BTL) driver
- 1-CH (forward-reverse) control DC motor driver
- Operating supply voltage (4.5 V ~ 13.2 V)
- Built-in thermal shut down circuit (TSD)
- Built-in channel mute circuit
- Built-in power save mode circuit
- Built-in TSD monitor circuit
- Built-in 2-OP AMPS

### Description

The FAN8034 is a monolithic integrated circuit suitable for a 6-ch motor driver which drives the tracking actuator, focus actuator, sled motor, spindle motor, and tray motor of the CDP/CAR-CD/DVDP systems.

48-QFP-1414




### Typical Application

- Compact disk player
- Video compact disk player
- Car compact disk player
- Digital video disk player

### Ordering Information

Device	Package	Operating Temperature
FAN8034	48-QFP	-35°C ~ +85°C

## Pin Assignments




## Pin Definitions

Pin Number	Pin Name	I/O	Pin Function Description
1	IN1-	I	CH1 op-amp input (-)
2	OUT1	O	CH1 op-amp output
3	IN2+	I	CH2 op-amp input (+)
4	IN2-	I	CH2 op-amp input (-)
5	OUT2	O	CH2 op-amp output
6	IN3+	I	CH3 op-amp input (+)
7	IN3-	I	CH3 op-amp input (-)
8	OUT3	O	CH3 op-amp output
9	IN4+	I	CH4 op-amp input (+)
10	IN4-	I	CH4 op-amp input (-)
11	OUT4	O	CH4 op-amp output
12	IN5+	I	CH5 op-amp input (+)
13	IN5-	I	CH5 op-amp input (-)
14	OUT5	O	CH5 op-amp output
15	CTL	I	CH6 motor speed control
16	FWD	I	CH6 forward input
17	REV	I	CH6 reverse input
18	SGND	-	Signal ground
19	MUTE12	I	Mute for CH1,2
20	MUTE34	I	Mute for CH3,4
21	MUTE5	I	Mute for CH5
22	TSD-M	O	TSD monitor
23	PVCC2	-	Power supply voltage 2 (For CH5, CH6)
24	DO6-	O	CH6 drive output (-)
25	DO6+	O	CH6 drive output (+)
26	PGND2	-	Power ground 2 (FOR CH5, CH6)
27	DO5-	O	CH5 drive output (-)
28	DO5+	O	CH5 drive output (+)
29	DO4-	O	CH4 drive output (-)
30	DO4+	O	CH4 drive output (+)
31	DO3-	O	CH3 drive output (-)
32	DO3+	O	CH3 drive output (+)


## Pin Definitions (Continued)

Pin Number	Pin Name	I/O	Pin Function Description
33	PGND1	-	Power ground 1 (For CH1, CH2, CH3, CH4)
34	DO2-	O	CH3 drive output (-)
35	DO2+	O	CH3 drive output (+)
36	DO1-	O	CH3 drive output (-)
37	DO1+	O	CH3 drive output (+)
38	PVCC1	-	Power supply voltage 1 (For CH1, CH2, CH3, CH4)
39	PS	I	Power save
40	OPOUT2	O	Normal op-amp2 output
41	OPIN2-	I	Normal op-amp2 input (-)
42	OPIN2+	I	Normal op-amp2 input (+)
43	VREF	I	Bias voltage input
44	SVCC	-	Signal & OPAMPs supply voltage
45	OPOUT1	O	Normal op-amp1 output
46	OPIN1-	I	Normal op-amp1 input (-)
47	OPIN1+	I	Normal op-amp1 input (+)
48	IN1+	I	CH1 op-amp intput (+)

## Internal Block Diagram



Note. Detailed circuit of the output power amp







Pref1 is almost PVCC1 / 2  
Pref2 is almost PVCC2 / 2

## Equivalent Circuits

Description	Pin No	Internal Circuit
BTL INPUT	1,4,7,10,13,46 3,6,9,12,47,48	<p>The diagram shows a differential input stage. The non-inverting input (pin 10) is connected to ground through a 2K resistor. The inverting input (pin 12) is connected to VCC through a 2K resistor. The two inputs are connected to a common node via a coupling capacitor. The output of this stage is connected to the base of a second transistor, which has its collector connected to VCC and its emitter connected to ground.</p>
OP AMP INPUT	41,42	<p>The diagram shows a single-ended input stage. The input (pin 42) is connected to ground through a 5K resistor. The output of this stage is connected to the base of a second transistor, which has its collector connected to VCC and its emitter connected to ground.</p>
VREF	43	<p>The diagram shows a reference voltage source. Pin 43 is connected to VCC through a 1K resistor. This resistor is connected to the base of a transistor whose collector is connected to VCC and whose emitter is connected to ground. The output of this stage is connected to the base of a second transistor, which has its collector connected to VCC and its emitter connected to ground.</p>
OUTPUT	2,5,8,11,14,45	<p>The diagram shows a push-pull output stage. The left side of the output is connected to VCC through a 2K resistor. The right side of the output is connected to VCC through a 2K resistor. Both sides are connected to ground through transistors. The bases of these transistors are connected to each other and to the output pins (pins 5, 11, 14).</p>

## Equivalent Circuits

Description	Pin No	Internal Circuit
OP OUT	40	
MUTE1234	19, 20, 21	
MUTE5	21	
TSD-M	22	

## Equivalent Circuits


Description	Pin No	Internal Circuit
PS	39	
FWD,REV	16,17	
OUTPUT	27,28,29,30,31, 32,34,35,36,37	
OUTPUT	24,25	

## Absolute Maximum Ratings ( Ta=25°C)

Parameter	Symbol	Value	Unit
Maximum supply voltage	SVCCMAX	18	V
	PVCC1	18	V
	PVCC2	18	V
Power dissipation	PD	3 <sup>note</sup>	W
Operating temperature	TOPR	-35 ~ +85	°C
Storage temperature	TSTG	-55 ~ +150	°C
Maximum output current	IOMAX	1	A

**Notes:**

1. When mounted on 70mm × 70mm × 1.6mm PCB
2. Power dissipation reduces 24mW/°C for using above TA = 25°C
3. Do not exceed PD and SOA



## Recommended Operating Conditions ( Ta=25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Operating supply voltage	SVCC	4.5	-	13.2	V
	PVCC1	4.5	-	13.2	V
	PVCC2	4.5	-	13.2	V

## Electrical Characteristics

(SVCC =5V, PVCC1 = PVCC2 = 11V, TA = 25°C, unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Quiescent circuit current	I <sub>CC</sub>	Under no-load	-	30	-	mA
Power save on current	*note I <sub>PS</sub>	Under no-load	-	-	1	mA
Power save on voltage	V <sub>PSON</sub>	Pin39=Variation	-	-	0.5	V
Power save off voltage	V <sub>PSONOFF</sub>	Pin39=Variation	2	-	-	V
Mute12 on voltage	V <sub>MON12</sub>	Pin19=Variation	-	-	0.5	V
Mute12 off voltage	V <sub>MOFF12</sub>	Pin19=Variation	2	-	-	V
Mute34 on voltage	V <sub>MON34</sub>	Pin20=Variation	-	-	0.5	V
Mute34 off voltage	V <sub>MOFF34</sub>	Pin20=Variation	2	-	-	V
Mute5 on voltage	V <sub>MON5</sub>	Pin21=Variation	-	-	0.5	V
Mute5 off voltage	V <sub>MOFF5</sub>	Pin21=Variation	2	-	-	V
<b>BTL DRIVER CIRCUIT</b>						
Output offset voltage	V <sub>OO</sub>	V <sub>IN</sub> =2.5V	-100	-	+100	mV
Maximum output voltage 1	V <sub>OM1</sub>	R <sub>L</sub> =10Ω	7.5	9.0	-	V
Maximum output voltage 2	V <sub>OM2</sub>	R <sub>L</sub> =18Ω	8.5	9.5	-	V
Closed-loop voltage gain	A <sub>VF</sub>	V <sub>IN</sub> =0.1Vrms	16.8	18	19.2	dB
Ripple rejection ratio	R <sub>R</sub>	V <sub>IN</sub> =0.1Vrms, f=120Hz	-	60	-	dB
Slew rate	S <sub>R</sub>	Square, V <sub>out</sub> =4Vp-p	1	2	-	V/μs
<b>INPUT OPAMP CIRCUIT</b>						
Input offset voltage 1	V <sub>OF1</sub>	-	-10	-	+10	mV
Input bias current 1	I <sub>B1</sub>	-	-	-	400	nA
High level output voltage 1	V <sub>OH1</sub>	-	4.4	4.7	-	V
Low level output voltage 1	V <sub>OL1</sub>	-	-	0.2	0.5	V
Output sink current 1	I <sub>SINK1</sub>	R <sub>L</sub> =50Ω	1	2	-	mA
Output source current 1	I <sub>SOU1</sub>	R <sub>L</sub> =50Ω	1	2	-	mA
Common mode input range1	V <sub>ICM1</sub>	-	-0.3	-	4.0	V
Open Loop voltage gain 1	G <sub>VO1</sub>	V <sub>IN</sub> =-75dB	-	80	-	dB
Ripple rejection ratio 1	R <sub>R1</sub>	V <sub>IN</sub> =-20dB, f=120Hz	-	65	-	dB
Common mode rejection ratio 1	CMRR1	V <sub>IN</sub> =-20dB	-	80	-	dB
Slew rate 1	S <sub>R1</sub>	Square, V <sub>out</sub> =3Vp-p	-	1.5	-	V/μs

**Note:**

1. when the voltage of the pin39 is below 0.5V then Power save circuit cuts off the main bias current, so that the whole circuits are disabled.

(whole circuits are "drive circuit", "input op amp circuit" and "normal op amp circuit")

## Electrical Characteristics (Continued)


( $SVCC = 5V$ ,  $PVCC1 = PVCC2 = 11V$ ,  $TA = 25^\circ C$ , unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
<b>NORMAL OP AMP CIRCUIT 1</b>						
Input offset voltage 2	$V_{OF2}$	-	-10	-	+10	mV
Input bias current 2	$I_B2$	-	-	-	400	nA
High level output voltage 2	$V_{OH2}$	-	4.4	4.7	-	V
Low level output voltage 2	$V_{OL2}$	-	-	0.2	0.5	V
Output sink current 2	$I_{SINK2}$	$R_L=50\Omega$	2	4	-	mA
Output source current 2	$I_{SOU2}$	$R_L=50\Omega$	2	4	-	mA
Common mode input range 2	$V_{ICM2}$	-	-0.3	-	4.0	V
Open loop voltage gain 2	$G_{VO2}$	$V_{IN}=-75dB$	-	80	-	dB
Ripple rejection ratio 2	$RR2$	$V_{IN}=-20dB, f=120Hz$	-	65	-	dB
Common mode rejection ratio 2	$CMRR2$	$V_{IN}=-20dB$	-	80	-	dB
Slew Rate 2	$SR2$	Square, $V_{out}=3Vp-p$	-	1.5	-	$V/\mu s$
<b>NORMAL OP AMP CIRCUIT 2</b>						
Input offset voltage 3	$V_{OF3}$	-	-15	-	+15	mV
Input bias current 3	$I_B3$	-	-	-	400	nA
High level output voltage 3	$V_{OH3}$	-	3	3.8	-	V
Low level output voltage 3	$V_{OL3}$	-	-	1.0	1.5	V
Output sink current 3	$I_{SINK3}$	$R_L=50\Omega$	10	-	-	mA
Output source current 3	$I_{SOU3}$	$R_L=50\Omega$	10	-	-	mA
Open loop voltage gain 3	$G_{VO3}$	$V_{IN}=-75dB$	-	80	-	dB
Ripple rejection ratio 3	$RR3$	$V_{IN}=-20dB, f=120Hz$	-	65	-	dB
Common mode rejection ratio 3	$CMRR3$	$V_{IN}=-20dB$	-	80	-	dB
Slew rate 3	$SR3$	Square, $V_{out}=3Vp-p$	-	1.5	-	$V/\mu s$
<b>TRAY DRIVE CIRCUIT</b>						
Input High Level Voltage	$V_{IH}$	-	2	-	-	V
Input Low Level Voltage	$V_{IL}$	-	-	-	0.5	V
Output voltage 1	$V_{O1}$	$PVCC2=11V, VCTL=3V, R_L=45\Omega$	-	6	-	V
Output voltage 2	$V_{O2}$	$PVCC2=13V, VCTL=4.5V, R_L=45\Omega$	-	9	-	V
Output load regulation	$\Delta V_{RL}$	$VCTL=3V, I_L=100mA \rightarrow 400mA$	-	300	700	mV
Output offset voltage 1	$V_{OO1}$	$V_{IN}=5V, 5V$	-40	-	+40	mV
Output offset voltage 2	$V_{OO2}$	$V_{IN}=0V, 0V$	-40	-	+40	mV

## Application Information

### 1. Thermal Shutdown


- When the chip temperature reaches to 160°C by abnormal condition, then the TSD circuit is activated.
- This shut down the bias current of the output drivers, and all the output drivers are in cut-off state. Thus the chip temperature begin to decrease.
- when the chip temperature falls to 135°C, the TSD circuit is deactivated and the output drivers are normally operated.
- The TSD circuit has the hysteresis temperature of 25°C.



### 2. Ch Mute Function

- When the pin19,20,21 is high, the TR Q1 is turned on and Q2 is off, so the bias circuit is enabled. On the other hand, when the pin19,20,21 is Low (GND), the TR Q1 is turned off and Q2 is on, so the bias circuit is disabled.
- That is, this function will cause all the output drivers to be in mute state.
- Truth table is as follows;


Pin19,20,21	FAN8034
HIGH	Mute-off
LOW	Mute-on



### 3. Power Save Function

- When the pin39 is high, the TR Q3 is turned on and Q4 is off, so the bias circuit is enabled. On the other hand, when the pin39 is Low (GND) , the TR Q3 is turned off and Q4 is on, so the bias circuit is disabled.
- That is, this function will cause all the circuit blocks of the chip except for OPAMP to be in the off state. thus the low power quiescent state is established
- Truth table is as follows;

Pin39	FAN8034
HIGH	Power Save Off
LOW	Power Save On




#### 4. Tsd Monitor Function

- PIN22 is TSD monitor pin which detects the state of the TSD block and generates the TSD-monitor signal.
- In normal state Q5 is turned on, so Q6 is turned off. On the otherhand, When the TSD block is activated then Q5 is turned off, so the voltage of pin22 is low.
- Truth table is as follows

Tsd Circuit	pin22	FAN8034
-	HIGH	Tsd Off
-	LOW	Tsd On

#### 5. Focus, Tracking Actuator, Spindle, Sled Motor Drive Part



- The voltage, Vref is the reference voltage given by the external bias voltage of the pin 43.
- The input signal (Vin) through pins 1,4,7, 10 and 13 is amplified one time and then fed to the output stage. (assume that input opamp was used as a buffer)
- The total closed loop voltage gain is as follows

$$V_{in} = V_{ref} + \Delta V$$

$$DOP = V_p + 4\Delta V$$

$$DON = V_p - 4\Delta V$$


$$V_{out} = DOP - DON = 8\Delta V$$

$$\text{Gain} = 20 \log \frac{V_{out}}{\Delta V} = 20 \log 8 = 18 \text{dB}$$

- If you want to change the total closed loop voltage gain, you must use the input opamp as an amplifier
- The output stage is the balanced transformerless (BTL) driver.
- The bias voltage Vp is expressed as ;

$$\begin{aligned}
 V_p &= (PVCC1 - VDp - VcesatQp) \times \frac{62k}{60k + 62k} + VcesatQp \\
 &= \frac{PVCC1 - VDp + VcesatQp}{1.97} + VcesatQp
 \end{aligned} \quad \text{----- (1)}$$

## 6. Tray, Changer, panel Motor Drive Part




- Rotational direction control

The forward and reverse rotational direction is controlled by FWD (pin16) and REV (pin17) and the input conditions are as follows.

INPUT		OUTPUT		
FWD	REV	OUT 1	OUT 2	State
H	H	V <sub>p</sub>	V <sub>p</sub>	Brake
H	L	H	L	Forward
L	H	L	H	Reverse
L	L	-	-	High impedance


- Where  $V_p$ (Power reference voltage) is approximately about 3.75V at  $PVCC2=8V$  ) according to equation (1).
- Where out1 pins are pins24 and out2 pins are pins25
- Motor speed control (When  $SVCC=PVCC2=8V$ )
  - The almost maximum torque is obtained when the pin (15(CTL1, 2, 3)) is open.
  - If the voltage of the pins (15 (CTL)) is 0V, the motor will not operate.
  - When the control voltage of the pin15 is between 0 and 3.25V, the differential output voltage( $V(out1,out2)$ ) is about two times of control voltage. Hence, the control to the differential output gain is two.
  - When the control voltage is greater than 3.25V, the output voltage is saturated at the 6.5V because of the output swing limitation.

## Test Circuits




## Typical Application Circuits 1

[Voltage control mode]



## Typical Application Circuits 2

[Differential PWM control mode ]



### Notes:

1. Radiation pin is connected to the internal GND of the package.
2. Connect the pin to the external GND

FAN8034

---

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### **LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.