

September 2005

FDB5800 N-Channel Logic Level PowerTrench® MOSFET 60V, 80A, $7m\Omega$


Features

- $r_{DS(ON)} = 5.5m\Omega$ (Typ.), $V_{GS} = 5V$, $I_D = 80A$
- High performance trench technology for extermely low Rdson
- Low Gate Charge
- High power and current handling capability
- Qualified to AEC Q101
- RoHS Compliant

Applications

- Motor/ Body Load Control
- ABS Systems
- Power Train Management
- Injection Systems
- DC-DC Converters and Off-Line UPS









Symbol	Parameter	Ratings	Units
V _{DSS}	Drain to Source Voltage	60	V
V _{GS}	Gate to Source Voltage	±20	V
	Drain Current		
	Continuous ($T_C < 102^{\circ}C$, $V_{GS} = 10V$)	80	Α
I_D	Continuous (T _C < 90°C, V _{GS} = 5V)	80	Α
	Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 10V$, with $R_{\theta JA} = 43^{\circ}C/W$)	14	Α
	Pulsed	Figure 4	Α
E _{AS}	Single Pulse Avalanche Energy (Note 1)	652	mJ
D	Power dissipation	242	W
P_D	Derate above 25°C	1.61	W/°C
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-263	0.62	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-263 (Note 2)	62.5	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient TO-263, 1in ² copper pad area	43	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDB5800	FDB5800	TO-263AB	330mm	24mm	800 units

Electrical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted

Parameter	Test Conditions		Min	Тур	Max	Units
acteristics						
Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_C$	as = 0V	60	-	-	V
Zero Gate Voltage Drain Current	$V_{DS} = 48V$		-	-	1	μА
Zelo Gale Voltage Diam Current	$V_{GS} = 0V$	$T_{C} = 150^{\circ}C$	-	-	250	μΑ
Gate to Source Leakage Current	$V_{GS} = \pm 20V$		-	-	±100	nA
	Drain to Source Breakdown Voltage Zero Gate Voltage Drain Current	acteristics Drain to Source Breakdown Voltage $I_D = 250\mu A$, V_C Zero Gate Voltage Drain Current $V_{DS} = 48V$ $V_{GS} = 0V$	Drain to Source Breakdown Voltage $I_D = 250 \mu A$, $V_{GS} = 0 V$ Zero Gate Voltage Drain Current $V_{DS} = 48 V$ $V_{GS} = 0 V$ $V_{CS} = 150 V$	Drain to Source Breakdown Voltage $I_D = 250\mu A$, $V_{GS} = 0V$ 60 Zero Gate Voltage Drain Current $V_{DS} = 48V$ - $V_{GS} = 0V$ $V_{CS} = 150^{\circ}C$ -	Drain to Source Breakdown Voltage $I_D = 250\mu A$, $V_{GS} = 0V$ 60 - Zero Gate Voltage Drain Current $V_{DS} = 48V$ - - $V_{GS} = 0V$ $V_{CS} = 150^{\circ}C$ - -	

On Characteristics

V _{GS(TH)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.0	-	2.5	V	
		$I_D = 80A, V_{GS} = 10V$	-	4.6	6.0		
		$I_D = 80A, V_{GS} = 4.5V$	-	5.8	7.2		
r _{DS(ON)} Drain to Source On Resistance	$I_D = 80A, V_{GS} = 5V$	-	5.5	7.0	mΩ		
		$I_D = 80A, V_{GS} = 10V,$ $T_J = 175^{\circ}C$	-	10	12.6		

Dynamic Characteristics

C _{ISS}	Input Capacitance	V 45V V 6V	-	6625	-	pF
C _{OSS}	Output Capacitance	V _{DS} = 15V, V _{GS} = 0V, f = 1MHz	-	628	-	pF
C _{RSS}	Reverse Transfer Capacitance	1 - 11/11/12	-	262	-	pF
R_{G}	Gate Resistance	V _{GS} = 0.5V, f = 1MHz	-	1.4	-	Ω
$Q_{g(TOT)}$	Total Gate Charge at 10V	V _{GS} = 0V to 10V	-	104	135	nC
$Q_{g(5)}$	Total Gate Charge at 5V	$V_{GS} = 0V \text{ to } 5V$	-	55	72	nC
$Q_{g(TH)}$	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 1V$ $V_{DD} = 30V$ $I_{D} = 80A$	-	6.0	-	nC
Q_{gs}	Gate to Source Gate Charge	$I_D = 80A$ $I_q = 1.0 \text{mA}$	-	18.4	-	nC
Q _{gs2}	Gate Charge Threshold to Plateau	.g	-	12.5	-	nC
Q_{gd}	Gate to Drain "Miller" Charge		-	20.1	•	nC

t _{ON}	Turn-On Time		-	-	62.1	ns
t _{d(ON)}	Turn-On Delay Time		-	20.3	-	ns
t _r	Rise Time	$V_{DD} = 30V, I_{D} = 80A$ $V_{GS} = 5V, R_{GS} = 2\Omega$	-	22.0	-	ns
t _{d(OFF)}	Turn-Off Delay Time	$V_{GS} = 5V, R_{GS} = 2\Omega$	-	27.1	-	ns
t _f	Fall Time		-	12.1	-	ns
t _{OFF}	Turn-Off Time		-	-	59.0	ns

Drain-Source Diode Characteristics

V	Source to Drain Diode Voltage	I _{SD} = 80A	-	-	1.25	V
V_{SD}	Source to Brain Blode Voltage	I _{SD} = 40A	-	-	1.0	٧
t _{rr}	Reverse Recovery Time	$I_{SD} = 60A$, $dI_{SD}/dt = 100A/\mu s$	-	-	44	ns
Q _{RR}	Reverse Recovered Charge	$I_{SD} = 60A$, $dI_{SD}/dt = 100A/\mu s$	-	-	57	nC

- **Notes:** 1: Starting $T_J = 25$ °C, L = 1mH, $I_{AS} = 36A$, $V_{DD} = 54V$, $V_{GS} = 10V$. 2: Pulse width = 100s.

This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at: http://www.aecouncil.com/
All Fairchild Semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.




Figure 1. Normalized Power Dissipation vs Case Temperature

Figure 2. Maximum Continuous Drain Current vs
Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance





Figure 4. Peak Current Capability







Figure 5. Forward Bias Safe Operating Area

NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching

Capability







Figure 7. Transfer Characteristics

Figure 8. Saturation Characteristics






Figure 9. On-Resistance Variation vs Gate-to-Source Voltage

Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature






Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature




Figure 13. Capacitance vs Drain to Source Voltage




Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature




Figure 14. Gate Charge Waveforms for Constant Gate Current

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST [®]	ISOPLANAR™	PowerSaver™	SuperSOT™-8
ActiveArray™	FASTr™	LittleFET™	PowerTrench [®]	SyncFET™
Bottomless™	FPS™	MICROCOUPLER™	QFET [®]	TinyLogic [®]
Build it Now™	FRFET™	MicroFET™	QS™	TINYOPTO™
CoolFET™	GlobalOptoisolator™	MicroPak™	QT Optoelectronics™	TruTranslation™
CROSSVOLT™	GTO™ .	MICROWIRE™	Quiet Series™	UHC™
DOME™	HiSeC™	MSX™	RapidConfigure™	UltraFET [®]
EcoSPARK™	I ² C™	MSXPro™	RapidConnect™	UniFET™
E ² CMOS TM	i-Lo™	OCXTM	μSerDes™	VCX™
EnSigna™	ImpliedDisconnect™	OCXPro™	SILENT SWITCHER®	Wire™
FACT™	IntelliMAX™	OPTOLOGIC [®]	SMART START™	
FACT Quiet Serie	es TM	OPTOPLANAR™	SPM™	
A arosa the bear	d. Around the world.™	PACMAN™	Stealth™	
The Power Fran		POP™	SuperFET™	
Programmable A		Power247™	SuperSOT™-3	
riogrammable F	clive Dioop	PowerEdge™	SuperSOT™-6	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.