### 查询FDC3616N供应商

### 捷多邦,专业PCB打样工厂,24小时加急出货

IRCHIL

SEMICONDUCTOR

### **FDC3616N**

### 100V N-Channel PowerTrench<sup>®</sup> MOSFET

### **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low R<sub>DS(ON)</sub> and fast switching speed.

### Applications

- DC/DC converter
- Load Switching

### **Features**

- 3.7 A, 100 V.  $R_{DS(ON)}$  = 70 m $\Omega$  @ V<sub>GS</sub> = 10 V  $R_{DS(ON)}$  = 80 m $\Omega$  @ V<sub>GS</sub> = 6.0 V
- · High performance trench technology for extremely low R<sub>DS(ON)</sub>

Bottom Drain

6

5

4

- Low gate charge (23nC typical)
- High power and current handling capability
- Fast switching speed.

1

2

3



## Absolute Maximum Ratings

T =25°C

Symbol	Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		100	V
V <sub>GSS</sub>	Gate-Source Voltage		± 20	V
ID	Drain Current – Continuous	(Note 1a)	3.7	A
	– Pulsed		20	
PD	Maximum Power Dissipation	(Note 1a)	2	W
		(Note 1b)	1.1	2010
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Tempera	ature Range	-55 to +150	°C
Therma	I Characteristics	04	WWW Y	1.0 -
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction-to-Ambien	t (Note 1a)	60	°C/W
		(Note 1b)	111	
	Thermal Resistance, Junction-to-Case			
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case		0.5	
	Thermal Resistance, Junction-to-Case e Marking and Ordering Inf	ormation	0.5	
Packag	e Marking and Ordering Inf	ormation	0.5 Tape width	Quantity



# FDC3616N


January 2004

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Units
Symbol	Falameter	Test conditions		тур	IVIAN	Onits
Drain-So	ource Avalanche Ratings (Note	2)				
W <sub>DSS</sub>	Drain-Source Avalanche Energy	Single Pulse, $V_{DD}$ = 50 V, $I_D$ = 3.7A			244	mJ
I <sub>AR</sub>	Drain-Source Avalanche Current				3.7	Α
Off Char	acteristics					
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$ , $I_D = 250 \mu A$	100			V
ΔBV <sub>DSS</sub> ΔTJ	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 µA, Referenced to 25°C		114		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V			10	μA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 30 V, V_{GS} = 0 V$			1	μA
IGSSF	Gate-Body Leakage, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
	Gate–Body Leakage, Reverse	$V_{GS} = -20 V, V_{DS} = 0 V$			-100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, \qquad I_{D} = 250 \ \mu A$	2	2.5	4	V
$\Delta V_{GS(th)}$ $\Delta T_{J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 µA, Referenced to 25°C		-7.4		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On Resistance	$ \begin{array}{l} V_{\rm GS} = 10 \; V,  I_{\rm D} = 3.7 \; A \\ V_{\rm GS} = 6.0 \; V,  I_{\rm D} = 3.5 \; A \\ V_{\rm GS} = 10 \; V, \; I_{\rm D} = 3.7 \; A, \; T_{\rm J} = 125^{\circ} C \end{array} $		55 58 104	70 80 139	mΩ
<b>g</b> fs	Forward Transconductance	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 3.7 A		19		S
Dvnamic	c Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 50 V$ , $V_{GS} = 0 V$ ,		1215		pF
Coss	Output Capacitance	f = 1.0 MHz		72		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	-		39		pF
R <sub>G</sub>	Gate Resistance	V <sub>GS</sub> = 15 mV, f = 1.0 MHz		1.1		Ω
Switchin	g Characteristics (Note 2)					
	Turn–On Delay Time	$V_{DD} = 50 V$ , $I_D = 1 A$ ,		9	18	ns
t <sub>r</sub>	Turn–On Rise Time	$V_{GS} = 10$ V, $R_{GEN} = 6 \Omega$		4	8	ns
t <sub>d(off)</sub>	Turn–Off Delay Time	1	1	28	45	ns
-() t <sub>f</sub>	Turn–Off Fall Time	1	1	10	20	ns
Qg	Total Gate Charge	$V_{DS} = 50 V$ , $I_D = 3.7 A$ ,		23	32	nC
Q <sub>gs</sub>	Gate–Source Charge	V <sub>GS</sub> = 10 V		4.8		nC
λ <sup>ad</sup>	Gate–Drain Charge	1		5.4		nC

Electrical Characteristics T <sub>A</sub> = 25°C unless otherwise noted						
Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-Se	ource Diode Characteristics	and Maximum Ratings				
t	Diode Reverse Recovery Time	$l_{r} = 3.7 A$		41		nS
	Diode Reverse Recovery Time Diode Reverse Recovery Charge	I <sub>F</sub> = 3.7 A, d <sub>iF</sub> /d <sub>t</sub> = 100 A/μs		41 107		nS nC
t <sub>rr</sub> Q <sub>rr</sub> I <sub>S</sub>	,	$d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$			2.1	_

Notes:

1.  $R_{0,A}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{0,LC}$  is guaranteed by design while  $R_{0,CA}$  is determined by the user's board design.





a) 60°C/W when mounted on a 1in<sup>2</sup> pad of 2 oz copper




b) 111°C/W when mounted on a minimum pad of 2 oz copper

Scale 1 : 1 on letter size paper







TRADEMARKS	TRADEMARKS				
•	gistered and unregistered in exhaustive list of all such		conductor owns or is author	ized to use and is	
ACEx™	FACT Quiet Series™	ISOPLANAR™	POP™	SuperFET™	
ActiveArray™	FAST®	LittleFET™	Power247™	SuperSOT™-3	
Bottomless™	FASTr™	MICROCOUPLER™	PowerTrench <sup>®</sup>	SuperSOT™-6	
CoolFET™	FPS™	MicroFET™	QFET <sup>®</sup>	SuperSOT™-8	
CROSSVOLT™	FRFET™	MicroPak™	QS™	SyncFET™	
DOME™	GlobalOptoisolator™	MICROWIRE™	QT Optoelectronics <sup>™</sup>	TinyLogic <sup>®</sup>	
EcoSPARK™	GTO™	MSX™	Quiet Series <sup>™</sup>	TINYOPTO™	
E <sup>2</sup> CMOS <sup>™</sup>	HiSeC™	MSXPro™	RapidConfigure™	TruTranslation™	
EnSigna™	I²C™	OCX™	RapidConnect™	UHC™	
FACT™	ImpliedDisconnect <sup>™</sup>	OCXPro™	SILENT SWITCHER <sup>®</sup>	UltraFET <sup>®</sup>	
Across the board The Power Frand Programmable A	d. Around the world.™ chise™	OPTOLOGIC <sup>®</sup> OPTOPLANAR™ PACMAN™	SMART START™ SPM™ Stealth™	VCX™	

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **PRODUCT STATUS DEFINITIONS**

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.