

February 1999 PRELIMINARY

# **FDD5202P**

# P-Channel, Logic Level, MOSFET

## **General Description**


This P-Channel Logic level MOSFET is produced using Fairchild Semiconductor's advanced process that has been especially tailored to minimize the on state resistance and yet maintain low gate charge for superior switching performance.

## **Applications**


- DC/DC converter
- Motor drives
- L.D.O.

### **Features**

- -8 A, -60 V.  $R_{DS(on)}$  = 0.3  $\Omega$  @  $V_{GS}$  = -10 V  $R_{DS(on)}$  = 0.5  $\Omega$  @  $V_{GS}$  = -4.5 V.
- Low gate charge (15.5nC typical).
- Fast switching speed.



TO-252



Absolute Maximum Ratings T <sub>A</sub> =25°C unless otherwise noted					
Symbol	Parameter		Ratings	Units	
V <sub>DSS</sub>	Drain-Source Voltage		-60	V	
V <sub>GSS</sub>	Gate-Source Voltage		<u>+</u> 20	V	
I <sub>D</sub>	Drain Current - Continuous	(Note 1)	-8	A	
		(Note 1a)	-2.3	C.C.	
	- Pulsed		-15	1.04	
P <sub>D</sub>	Maximum Power Dissipation @ T <sub>C</sub> = 25°C	(Note 1)	39	W	
	$T_A = 25^{\circ}C$	(Note 1a)	2.8		
	$T_A = 25^{\circ}C$	(Note 1b)	1.3		
T <sub>J</sub> , T <sub>stg</sub>	Operating and Storage Junction Temperature Range		-55 to +150	°C	

Thermal Characteristics					
R <sub>0</sub> JC	Thermal Resistance, Junction-to- Case	(Note 1)	3.2	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to- Ambient	(Note 1b)	96	°C/W	

Package Marking and Ordering Information					
Device Marking	Device	Reel Size	Tape width	Quantity	
FDD5202P	FDD5202P	13"	16mm	2500	

df.dzsc.com

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Char	acteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS}$ = 0 V, $I_D$ = -250 $\mu$ A	-60			V
ABVoss ∆TJ	Breakdown Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, Referenced to 25°C		-60		mV/∘C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -48 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	$V_{GS} = 20V$ , $V_{DS} = 0$ V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Chara	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250  \mu A$	-2	-2.3	-4	V
<u>A</u> VGS(th) ΛΤ.ι	Gate Threshold Voltage Temperature Coefficient	$I_D$ = -250 $\mu$ A, Referenced to 25°C		3.2		mV/∘C
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	$V_{GS}$ = -10 V, $I_{D}$ = -2.3 A $V_{GS}$ = -10 V, $I_{D}$ = -2.3 A, $T_{J}$ =125°C $V_{GS}$ = -4.5 V, $I_{D}$ = -1.8 A		0.205 0.340 0.313	0.300 0.510 0.500	Ω
I <sub>D(on)</sub>	On-State Drain Current	V <sub>GS</sub> = -10 V, V <sub>DS</sub> = -5 V	-10			Α
<b>g</b> fs	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_{D} = -2.3 \text{ A}$		3		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V},$		560		pF
Coss	Output Capacitance	f = 1.0 MHz		130		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			35		pF
Switchin	g Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = -30 \text{ V}, I_{D} = -1 \text{ A},$		8	15	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS} = -10 \text{ V}, R_{GEN} = 6 \Omega$		20	40	ns
t <sub>d(off)</sub>	Turn-Off Delay Time			20	40	ns
t <sub>f</sub>	Turn-Off Fall Time			5	20	ns
$Q_g$	Total Gate Charge	$V_{DS} = -30 \text{ V}, I_{D} = -2.3 \text{ A},$		15.5	22	nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>GS</sub> = -10 V		2.4		nC
$Q_{gd}$	Gate-Drain Charge			4.7		nC
Drain-So	urce Diode Characteristic	es and Maximum Patings				
<u>Diaiii-30</u> I <sub>s</sub>	Maximum Continuous Drain-Sou				-2.2	Α
V <sub>SD</sub>	Drain-Source Diode Forward	$V_{GS} = 0 \text{ V}, I_S = -2.2 \text{ A} \text{ (Note 2)}$		-1	-1.3	V

#### Notes:

<sup>1.</sup>  $R_{\theta,JA}$  is the sum of the junction-to-case and case-to-ambient resistance where the case thermal reference is defined as the drain tab.  $R_{\theta,JC}$  is guaranteed by design while  $R_{\theta,JA}$  is determined by the user's board design.



Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2.0%

# **Typical Characteristics**




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

# Typical Characteristics (continued)







Figure 7. Gate-Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1b. Transient themal response will change depending on the circuit board design.

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEX<sup>TM</sup> ISOPLANAR<sup>TM</sup> UHC<sup>TM</sup> CoolFET<sup>TM</sup> MICROWIRE<sup>TM</sup> VCX<sup>TM</sup>

CROSSVOLT<sup>TM</sup> POP<sup>TM</sup>

E<sup>2</sup>CMOS<sup>™</sup> PowerTrench<sup>™</sup>

FACT<sup>TM</sup> QS<sup>TM</sup>

 $\begin{array}{lll} \text{FACT Quiet Series}^{\text{TM}} & \text{Quiet Series}^{\text{TM}} \\ \text{FAST}^{\text{\$}} & \text{SuperSOT}^{\text{TM}}\text{-3} \\ \text{FASTr}^{\text{TM}} & \text{SuperSOT}^{\text{TM}}\text{-6} \\ \text{GTO}^{\text{TM}} & \text{SuperSOT}^{\text{TM}}\text{-8} \\ \text{HiSeC}^{\text{TM}} & \text{TinyLogic}^{\text{TM}} \\ \end{array}$ 

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.