# 查询FDD7030供应商

# 捷多邦,专业PCB打样工厂,24小时加急出货

FAIRCHILD

SEMICONDUCTOR

# FDD7030BL/FDU7030BL

# 30V N-Channel PowerTrench<sup>ò</sup> MOSFET

# **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $R_{DS(ON)}$ , fast switching speed and extremely low  $R_{DS(ON)}$  in a small package.


# **Applications**

- DC/DC converter
- Motor Drives

# Features

- 56 A, 30 V  $\begin{array}{c} R_{DS(ON)} = 9.5 \ m\Omega \ @ \ V_{GS} = 10 \ V \\ R_{DS(ON)} = 13 \ m\Omega \ @ \ V_{GS} = 4.5 \ V \end{array}$
- Low gate charge
- Fast Switching
- High performance trench technology for extremely
  low R<sub>DS(ON)</sub>





# Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol	Para	neter	100	Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage	121100	W	30	V
V <sub>GSS</sub>	Gate-Source Voltage	C.COM		±20	V
I <sub>D</sub>	Continuous Drain Current	@T <sub>c</sub> =25°C	(Note 3)	56	A
	A WWW	@T <sub>A</sub> =25°C	(Note 1a)	14	
		Pulsed	(Note 1a)	100	
PD	Power Dissipation	@T <sub>c</sub> =25°C	(Note 3)	60	W
		@T <sub>A</sub> =25°C	(Note 1a)	2.8	0.75
		@T <sub>A</sub> =25°C	(Note 1b)	1.3	1250-
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Jur	nction Temperatu	re Range	-55 to +175	°C
Therma	I Characteristics		392 L	R. I.	
R <sub>θJC</sub>	Thermal Resistance, Junc	tion-to-Case	(Note 1)	2.5	°C/W
$R_{\theta JA}$	Thermal Resistance, Junc	tion-to-Ambient	(Note 1a)	45	
R <sub>eJA</sub>	12 12 102		(Note 1b)	96	

	J				
Device Marking	Device	Package	Reel Size	Tape width	Quantity
FDD7030BL	FDD7030BL	D-PAK (TO-252)	13"	12mm	2500 units
FDU7030BL	FDU7030BL	I-PAK (TO-251)	Tube	N/A	75

FDD7030BL/FDU7030BL Rev CW)


FDD7030BL/FDU7030BL


June 2003

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	ource Avalanche Ratings (Not	e 2)	•	•	•	•
E <sub>AS</sub>	Drain-Source Avalanche Energy	Single Pulse, $V_{DD} = 15 \text{ V}$ , $I_D = 14 \text{ A}$			174	mJ
I <sub>AS</sub>	Drain-Source Avalanche Current				14	Α
Off Char	acteristics					
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$ , $I_{D} = 250 \mu A$	30			V
$\Delta BV_{DSS}$ $\Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A,Referenced to 25°C		26		mV/°C
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V},  V_{GS} = 0 \text{ V}$			1	μA
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V},  V_{DS} = 0 \text{ V}$			±100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	1	1.8	3	V
$\Delta V_{GS(th)}$ $\Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A,Referenced to $25^{\circ}$ C		-5		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance			7.5 9.6 11	9.5 13 16	mΩ
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 10 \text{ V},  V_{DS} = 5 \text{ V}$	50			А
<b>g</b> FS	Forward Transconductance	$V_{DS} = 10 \text{ V}, \qquad I_D = 14 \text{ A}$		56		S
Dynamic	Characteristics				•	•
C <sub>iss</sub>	Input Capacitance			1425		pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 15 \text{ V},  V_{GS} = 0 \text{ V},$		350		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1.0 MHz		150		pF
R <sub>G</sub>	Gate Resistance	V <sub>OSC</sub> = 15 mV, f = 1.0 MHz		1.3		pF
Switchir	g Characteristics (Note 2)				•	•
t <sub>d(on)</sub>	Turn–On Delay Time			11	20	ns
tr	Turn–On Rise Time	$V_{DD} = 15 V, I_D = 1 A,$		9	18	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10 \text{ V},  R_{GEN} = 6 \Omega$		31	50	ns
t <sub>f</sub>	Turn–Off Fall Time			13	23	ns
Q <sub>g</sub>	Total Gate Charge			14	20	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{DS} = 15V,$ $I_{D} = 14 A,$ $V_{GS} = 5 V$		4		nC
Q <sub>gd</sub>	Gate-Drain Charge	<sup>v</sup> GS – <b>v</b>		5		nC

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-S	ource Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain–Source				2.3	А
V <sub>SD</sub>	Drain-Source Diode Forward Volta		İ	0.74	1.2	V
t <sub>rr</sub>	Diode Reverse Recovery Time	$I_F = 14 \text{ A}, \ d_{iF}/d_t = 100 \text{ A}/\mu\text{s}$		23		nS
Q <sub>rr</sub>	Diode Reverse Recovery Charge			11		nC
the drain pins.	$R_{eJC}$ is guaranteed by design while $R_{eCA}$ is determined a) $R_{eJA} = 45^{\circ}C/V$ $1in^2$ pad of 2	N when mounted on a		_= 96°C/W minimum	when mou pad.	nted
		Scale 1 : 1 on letter size paper				
Pulse Test: Pu	llse Width < 300µs, Duty Cycle < 2.0%					
Maximum cur	rent is calculated as: $\sqrt{\frac{P_D}{R_{DS(ON)}}}$					

FDD7030BL/FDU7030BL





# FDD7030BL/FDU7030BL

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	LittleFET™	Power247 <sup>™</sup>	SuperSOT™-6
ActiveArray™	FAST®	MICROCOUPLER™	PowerTrench <sup>®</sup>	SuperSOT™-8
Bottomless™	FASTr™	MicroFET™	<b>QFET</b> <sup>®</sup>	SyncFET™
CoolFET™	FRFET™	MicroPak™	QS™	TinyLogic®
CROSSVOLT™	GlobalOptoisolator™	MICROWIRE™	QT Optoelectronics <sup>™</sup>	TINYOPTO™
DOME™	GTO™	MSX™	Quiet Series <sup>™</sup>	TruTranslation™
EcoSPARK™	HiSeC™	MSXPro™	RapidConfigure™	UHC™
E <sup>2</sup> CMOS <sup>™</sup>	l²C™	OCX™	RapidConnect™	UltraFET <sup>®</sup>
EnSigna™	ImpliedDisconnect™	OCXPro™	SILENT SWITCHER <sup>®</sup>	VCX™
FACT™	ISOPLANAR™	OPTOLOGIC <sup>®</sup>	SMART START™	
Across the board	d. Around the world.™	OPTOPLANAR™	SPM™	
The Power Fran		PACMAN™	Stealth™	
Programmable A		POP™	SuperSOT™-3	

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## **PRODUCT STATUS DEFINITIONS**

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.