

January 2003

FDG6318P

Dual P-Channel, Digital FET

General Description


These dual P-Channel logic level enhancement mode MOSFET are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for bipolar digital transistors and small signal MOSFETS.

Applications


· Battery management

Features

- -0.5 A, -20 V. $R_{DS(ON)} = 780 \text{ m}\Omega$ @ $V_{GS} = -4.5 \text{ V}$ $R_{DS(ON)} = 1200 \text{ m}\Omega$ @ $V_{GS} = -2.5 \text{ V}$
- Very low level gate drive requirements allowing direct operation in 3V circuits (V_{GS(th)} < 1.5V).
- Compact industry standard SC70-6 surface mount package



SC70-6



The pinouts are symmetrical; pin 1 and pin 4 are interchangeable.

Absolute Maximum Ratings T_A=25°C unless otherwise noted

Symbol	Parameter		Ratings	
V _{DSS}	Drain-Source Voltage		-20	V
V _{GSS}	Gate-Source Voltage		±12	V
I _D	Drain Current - Continuous	(Note 1)	-0.5	А
	– Pulsed		-1.8	- 10
P _D	Power Dissipation for Single Operation	(Note 1)	0.3	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1)	415	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.38	FDG6318P	7"	8mm	3000 units



Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = -250 \mu\text{A}$	-20			V
$\Delta BV_{DSS} \over \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		-10		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μΑ
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 12 \text{ V}, \ V_{DS} = 0 \text{ V}$			±100	nA
On Chara	ncteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-0.65	-1.2	-1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		2		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = -4.5 \text{ V}, \ I_D = -0.5 \text{ A}$ $V_{GS} = -2.5 \text{ V}, \ I_D = -0.4 \text{ A}$ $V_{GS} = -4.5 \text{ V}, \ I_D = -0.5 \text{ A}, \ T_J = 125 ^{\circ}\text{C}$		580 980 780	780 1200	mΩ
I _{D(on)}	On-State Drain Current	$V_{GS} = -4.5 \text{ V}, \ V_{DS} = -5 \text{ V}$	-1.8			Α
g FS	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_{D} = -0.5 \text{ A}$		1.1		S
Dynamic	Characteristics					
Ciss	Input Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$		83		pF
Coss	Output Capacitance	f = 1.0 MHz		20		pF
C _{rss}	Reverse Transfer Capacitance			11		pF
R_G	Gate Resistance	$V_{GS} = 15 \text{ mV}, f = 1.0 \text{ MHz}$		12.1		Ω
Switching	g Characteristics (Note 2)					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = -10 \text{ V}, I_D = 1 \text{ A},$		6	12	ns
t _r	Turn-On Rise Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$		12	22	ns
t _{d(off)}	Turn-Off Delay Time			6	13	ns
t _f	Turn-Off Fall Time			1	3	ns
Q_g	Total Gate Charge	$V_{DS} = -10 \text{ V}, I_{D} = -0.6 \text{ A},$		0.86	1.2	nC
Q_{gs}	Gate-Source Charge	$V_{GS} = -4.5 \text{ V}$		0.22		nC
Q_{gd}	Gate-Drain Charge			0.25		nC
Drain-So	urce Diode Characteristics	and Maximum Ratings				
Is	Maximum Continuous Drain-Sour				-0.25	Α
V _{SD}	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \qquad I_S = -0.25 \text{ A}(\text{Note 2})$		-0.83	-1.2	V
t _{rr}	Reverse Recovery Time	$I_F = -0.5 \text{ A},$		12.6		ns
Q _{rr}	Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$		2.52		nC

Notes

^{1.} $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design. $R_{\theta JA} = 415^{\circ}$ C/W when mounted on a minimum pad.

^{2.} Pulse Test: Pulse Width < 300μ s, Duty Cycle < 2.0%

Typical Characteristics

1.4

R_{DS(ON)}, NORMALIZED DRAIN-SOURCE ON-RESISTANCE 1.1 1.7 1.3 1.0 1.3 1.3 1.3 1.3

0.7

-50

I_D = -0.5A

V_{GS} = -4.5V




Figure 1. On-Region Characteristics.



Figure 3. On-Resistance Variation with Temperature.

25

T_J, JUNCTION TEMPERATURE (°C)

50

75

100

125

0




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics






Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.






Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST®	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™ .	MSX™	QT Optoelectronics™	TinyLogic [®]
E^2CMOS^{TM}	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	I ² C TM	OCX™	RapidConfigure™	UHC™
Across the board	. Around the world.™	OCXPro™	RapidConnect™	UltraFET [®]
The Power Franc	hise™	OPTOLOGIC®	SILENT SWITCHER®	VCX™
Programmable Active Droop™		OPTOPLANAR™	SMART START™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.