



March 1998



## FDN358P P-Channel Logic Level Enhancement Mode Field Effect Transistor

### General Description

SuperSOT<sup>TM</sup>-3 P-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications in notebook computers, portable phones, PCMCIA cards, and other battery powered circuits where fast switching, and low in-line power loss are needed in a very small outline surface mount package.

### Features

- -1.5 A, -30 V,  $R_{DS(ON)} = 0.125 \Omega$  @  $V_{GS} = -10$  V  
 $R_{DS(ON)} = 0.20 \Omega$  @  $V_{GS} = -4.5$  V.
- High power version of industry SOT-23 package: identical pin out to SOT-23; 30% higher power handling capability.
- High density cell design for extremely low  $R_{DS(ON)}$ .
- Exceptional on-resistance and maximum DC current capability.



### Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	FDN358P	Units
$V_{DSS}$	Drain-Source Voltage	-30	V
$V_{GSS}$	Gate-Source Voltage	$\pm 20$	V
$I_D$	Drain/Output Current - Continuous	-1.5	A
	- Pulsed	-5	
$P_D$	Maximum Power Dissipation (Note 1a)	0.5	W
	(Note 1b)	0.46	
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to 150	°C

### THERMAL CHARACTERISTICS

$R_{JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	250	°C/W
$R_{JC}$	Thermal Resistance, Junction-to-Case (Note 1)	75	°C/W



### Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

### Typical Electrical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.